A High-Accuracy Adaptive Conditional-Probability Estimator for Fixed-Width Booth Multipliers

In this paper, a single compensation formula of adaptive conditional-probability estimator (ACPE) applied to fixed-width Booth multiplier is proposed. Based on the conditional-probability theory, the ACPE can be easily applied to large length Booth multipliers (such as 32-bit or larger) for achieving a higher accuracy performance. To consider the trade-off between accuracy and area cost, the ACPE provides varying column information to adjust the accuracy with respect to system requirements. The 16-bit ACPE Booth multiplier with w = 3 reduces 28.9% silicon area with only 0.39 dB signal-to-noise ratio (SNR) loss when compared with post-truncated (P-T) Booth multiplier. Furthermore, the ACPE Booth multipliers are applied to two-dimensional (2-D) discrete cosine transform (DCT) to evaluate the system performance. Implemented in a TSMC 0.18 CMOS process, the DCT core with ACPE (w = 3) can save 14.3% area cost with only 0.48 dB peak-signal-to-noise-ratio (PSNR) penalty compared to P-T method.

[1]  Davide De Caro,et al.  Truncated Binary Multipliers With Variable Correction and Minimum Mean Square Error , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Sy-Yen Kuo,et al.  Adaptive Low-Error Fixed-Width Booth Multipliers , 2007, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[3]  Chip-Hong Chang,et al.  A Low Error and High Performance Multiplexer-Based Truncated Multiplier , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[5]  Chih-Chyau Yang,et al.  Generalized low-error area-efficient fixed-width multipliers , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  A. Inoue,et al.  A 4.1 ns compact 54/spl times/54 b multiplier utilizing sign select Booth encoders , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[7]  Chip-Hong Chang,et al.  Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Vojin G. Oklobdzija,et al.  A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach , 1996, IEEE Trans. Computers.

[9]  Hsie-Chia Chang,et al.  A self-compensation fixed-width booth multiplier and its 128-point FFT applications , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[10]  Atsuki Inoue,et al.  A 4.1-ns Compact 54 54-b Multiplier Utilizing Sign-Select Booth Encoders , 1997 .

[11]  Lan-Da Van,et al.  Design of the lower error fixed-width multiplier and its application , 2000 .

[12]  Jer Min Jou,et al.  Design of low-error fixed-width multiplier for DSP applications , 1997 .

[13]  Shiann-Rong Kuang,et al.  High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Yuan-Ho Chen,et al.  A statistical error-compensated Booth multipliers and its DCT applications , 2010, TENCON 2010 - 2010 IEEE Region 10 Conference.

[15]  Lan-Da Van,et al.  Power-efficient pipelined reconfigurable fixed-width Baugh-Wooley multipliers , 2009, IEEE Transactions on Computers.

[16]  Keshab K. Parhi,et al.  Design of low-error fixed-width modified booth multiplier , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Lih-Yuan Deng,et al.  Period Extension and Randomness Enhancement Using High-Throughput Reseeding-Mixing PRNG , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Davide De Caro,et al.  Dual-tree error compensation for high performance fixed-width multipliers , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[19]  Shiann Rong Kuang,et al.  Low-error configurable truncated multipliers for multiply-accumulate applications , 2006 .

[20]  In-Cheol Park,et al.  Balanced Binary-Tree Decomposition for Area-Efficient Pipelined FFT Processing , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[22]  Davide De Caro,et al.  Design of Fixed-Width Multipliers With Linear Compensation Function , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  Shiann-Rong Kuang,et al.  Modified Booth Multipliers With a Regular Partial Product Array , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[24]  Shen-Fu Hsiao,et al.  Low-error carry-free fixed-width multipliers with low-cost compensation circuits , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[25]  Tsin-Yuan Chang,et al.  A Probabilistic Estimation Bias Circuit for Fixed-Width Booth Multiplier and Its DCT Applications , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[26]  Floyd B. Hanson,et al.  Applied stochastic processes and control for jump-diffusions - modeling, analysis, and computation , 2007, Advances in design and control.

[27]  Jer Min Jou,et al.  Design of low-error fixed-width multipliers for DSP applications , 1999 .

[28]  Shyh-Jye Jou,et al.  Low-error reduced-width Booth multipliers for DSP applications , 2003 .

[29]  Chip-Hong Chang,et al.  A New Redundant Binary Booth Encoding for Fast $2^{n}$-Bit Multiplier Design , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[30]  Paraskevas Kalivas,et al.  Pipelined array-based FIR filter folding , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[31]  Vojin G. Oklobdzija,et al.  Evaluation of Booth encoding techniques for parallel multiplier implementation , 1993 .

[32]  Shih-Chang Hsia,et al.  Shift-Register-Based Data Transposition for Cost-Effective Discrete Cosine Transform , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.