Effect of Mutual Inductance and Coupling Capacitance on Propagation Delay and Peak Overshoot in Dynamically Switching Inputs

The shrinking feature size of MOSFET devices is largely responsible for growth of VLSI circuits. In DSM technology below 0.18 µm, interconnect parasitics are significant and erupt as performance limiting parameters of the circuit. Because of short spacing between interconnects, faster signal rise time, longer wire length and use of low K-dielectric material, the coupling capacitance (CC) and mutual inductance (M) are introduced among on-chip interconnects. This paper presents in-depth analysis of the effects of coupling parasitics on wire propagation delay and peak overshoot voltage for both in phase and opposite phase switching of inputs. To support our analysis, two distributed RLC interconnects coupled inductively and capacitively are taken into consideration. For capturing the effects of coupling parasitics, interconnects are simulated and SPICE waveforms are generated at far end of transmission line. It is illustrated that inductive and capacitive couplings have conflicting effects on wire propagation delay. However, the effect on peak overshoot voltage is of different kind.

[1]  Antonio Rubio,et al.  An approach to crosstalk effect analysis and avoidance techniques in digital CMOS VLSI circuits , 1988 .

[2]  Marc Belleville,et al.  Inductance and capacitance analytic formulas for VLSI interconnects , 1996 .

[3]  Keith A. Jenkins,et al.  When are transmission-line effects important for on-chip interconnections? , 1997 .

[4]  Hiroshi Kawaguchi,et al.  Delay and noise formulas for capacitively coupled distributed RC lines , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[5]  E. Friedman,et al.  Figures of merit to characterize the importance of on-chip inductance , 1998, DAC.

[6]  Yehea Ismail,et al.  Figures of merit to characterize the importance of on-chip inductance , 1999 .

[7]  Andrew B. Kahng,et al.  Noise and delay uncertainty studies for coupled RC interconnects , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[8]  Yehea I. Ismail,et al.  Effects of inductance on the propagation delay and repeater insertion in VLSI circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Robert W. Dutton,et al.  A fast analytical technique for estimating the bounds of on-chip clock wire inductance , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[10]  Chandramouli V. Kashyap,et al.  Performance analysis of deep sub micron VLSI circuits in the presence of self and mutual inductance , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[11]  M.A. Elgamel,et al.  Interconnect noise analysis and optimization in deep submicron technology , 2003, IEEE Circuits and Systems Magazine.

[12]  Brajesh Kumar Kaushik,et al.  Crosstalk analysis and repeater insertion in crosstalk aware coupled VLSI interconnects , 2006 .

[13]  Brajesh Kumar Kaushik,et al.  Effect of line resistance and driver width on crosstalk in coupled VLSI interconnects , 2007 .

[14]  Masud H. Chowdhury,et al.  Effects of Coupling Capacitance and Inductance on Delay Uncertainty and Clock Skew , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[15]  Brajesh Kumar Kaushik,et al.  Waveform analysis and delay prediction for a CMOS gate driving RLC interconnect load , 2007, Integr..

[16]  Brajesh Kumar Kaushik,et al.  Crosstalk Analysis of Simultaneously Switching Coupled Interconnects Driven by Unipolar Inputs through Heterogeneous Resistive Drivers , 2007, 2007 International Conference on Emerging Technologies.

[17]  B.K. Kaushik,et al.  Waveform Analysis and Delay Prediction in Simultaneously Switching CMOS Gate Driven Inductively and Capacitively Coupled On-Chip Interconnects , 2007, 2007 6th IEEE Dallas Circuits and Systems Workshop on System-on-Chip.

[18]  Brajesh Kumar Kaushik,et al.  Crosstalk Analysis for a CMOS-Gate-Driven Coupled Interconnects , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Brajesh Kumar Kaushik,et al.  Crosstalk analysis for a CMOS gate driven inductively and capacitively coupled interconnects , 2008, Microelectron. J..

[20]  Masud H. Chowdhury,et al.  Analysis of the Impacts of Signal Slew and Skew on the Behavior of Coupled RLC Interconnects for Different Switching Patterns , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  R. C. Joshi,et al.  An analytical approach to dynamic crosstalk in coupled interconnects , 2010, Microelectron. J..

[22]  R. K. Sharma,et al.  VLSI interconnects and their testing: prospects and challenges ahead , 2011 .