论文信息 - Two Methods of Rijndael Implementation in Reconfigurable Hardware

Two Methods of Rijndael Implementation in Reconfigurable Hardware

This paper presents an evaluation of the Rijndael cipher, the Advanced Encryption Standard winner, from the viewpoint of its implementation in a Field Programmable Devices (FPD). Starting with an analysis of algorithm's general characteristics a general cipher structure is described. Two different methods of Rijndael algorithm mapping to FPD are analyzed and suitability of available FPD families is evaluated. Finally, results of proposed mapping implemented in Altera FLEX, ACEX and APEX FPD are presented and compared with the fastest known Xilinx FPGA implementation. Results obtained are significantly faster than that of other implementations known up to now.

Milos Drutarovský | Viktor Fischer

[1] Kris Gaj,et al. Comparison of the Hardware Performance of the AES Candidates Using Reconfigurable Hardware , 2000, AES Candidate Conference.

[2] P. Mroczkowski. Implementation of the block cipher Rijndael using Altera FPGA , 2001 .

[3] José D. P. Rolim,et al. A Comparative Study of Performance of AES Final Candidates Using FPGAs , 2000, CHES.

[4] Elaine B. Barker,et al. Report on the Development of the Advanced Encryption Standard (AES) , 2001, Journal of research of the National Institute of Standards and Technology.

[5] John Wawrzynek,et al. A Comparison of the AES Candidates Amenability to FPGA Implementation , 2000, AES Candidate Conference.

[6] Kris Gaj,et al. Hardware performance of the AES finalists-survey and analysis of results , 2000 .

[7] Piotr BORA,et al. IMPLEMENTATION OF THE SERPENT ALGORITHM USING ALTERA FPGA DEVICES , 2000 .

[8] Kris Gaj,et al. Implementation of the Twofish Cipher Using FPGA Devices , 1999 .

[9] Christof Paar,et al. An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists , 2000, AES Candidate Conference.