Amdahl's law in the era of process variation
暂无分享,去创建一个
[1] G. Amdhal,et al. Validity of the single processor approach to achieving large scale computing capabilities , 1967, AFIPS '67 (Spring).
[2] Rami G. Melhem,et al. On the Interplay of Parallelization, Program Performance, and Energy Consumption , 2010, IEEE Transactions on Parallel and Distributed Systems.
[3] Kevin Skadron,et al. Exploring the thermal impact on manycore processor performance , 2010, 2010 26th Annual IEEE Semiconductor Thermal Measurement and Management Symposium (SEMI-THERM).
[4] Norman P. Jouppi,et al. Single-ISA heterogeneous multi-core architectures for multithreaded workload performance , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[5] Andrew S. Cassidy,et al. Beyond Amdahl's Law: An Objective Function That Links Multiprocessor Performance Gains to Delay and Energy , 2012, IEEE Transactions on Computers.
[6] J. Fier,et al. Improving the Scalability of Parallel Jobs by adding Parallel Awareness to the Operating System , 2003, ACM/IEEE SC 2003 Conference (SC'03).
[7] Ilya Gluhovsky,et al. Comprehensive multiprocessor cache miss rate generation using multivariate models , 2005, TOCS.
[8] Pradipta De,et al. Handling OS jitter on multicore multithreaded systems , 2009, 2009 IEEE International Symposium on Parallel & Distributed Processing.
[9] James Tschanz,et al. Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[10] Stijn Eyerman,et al. Modeling critical sections in Amdahl's law and its implications for multicore design , 2010, ISCA '10.
[11] Amin Ansari,et al. Erasing Core Boundaries for Robust and Configurable Performance , 2010, 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture.
[12] Scott Pakin,et al. The Case of the Missing Supercomputer Performance: Achieving Optimal Performance on the 8, 192 Processors of ASCI Q , 2003, SC.
[13] Onur Mutlu,et al. Accelerating critical section execution with asymmetric multi-core architectures , 2009, ASPLOS.
[14] Mingyu Chen,et al. Extending Amdahl's law in the multicore era , 2009, SIGMETRICS Perform. Evaluation Rev..
[15] Hsien-Hsin S. Lee,et al. Extending Amdahl's Law for Energy-Efficient Computing in the Many-Core Era , 2008, Computer.
[16] Onur Mutlu,et al. Accelerating Critical Section Execution with Asymmetric Multicore Architectures , 2010, IEEE Micro.
[17] J. Torrellas,et al. VARIUS: A Model of Process Variation and Resulting Timing Errors for Microarchitects , 2008, IEEE Transactions on Semiconductor Manufacturing.
[18] Mark D. Hill,et al. Amdahl's Law in the Multicore Era , 2008 .
[19] Vijayalakshmi Srinivasan,et al. Cache miss behavior: is it √2? , 2006, CF '06.
[20] Terry Jones,et al. Improving the Scalability of Parallel Jobs by adding Parallel Awareness to the Operating System , 2003, ACM/IEEE SC 2003 Conference (SC'03).
[21] Engin Ipek,et al. Core fusion: accommodating software diversity in chip multiprocessors , 2007, ISCA '07.
[22] Xiang Pan,et al. Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips , 2012, IEEE International Symposium on High-Performance Comp Architecture.
[23] Josep Torrellas,et al. EVAL: Utilizing processors with variation-induced timing errors , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.