An FPGA implementation of a structured irregular LDPC decoder

In this paper, a code construction method of irregular low-density parity-check (LDPC) codes is presented, which facilitates the hardware implementation of belief propagation (BP) decoders and leads to low error floors as well. To verify the effectiveness of this construction, an FPGA-based decoder is designed and implemented, where a novel non-uniform quantization scheme for BP decoding is used, so that the performance loss compared to infinite-precision decoding is less than 0.1 dB. The decoding throughput of the decoder can reach as high as 50 Mbps.

[1]  Zhigang Cao,et al.  Flexible construction of irregular partitioned permutation LDPC codes with low, error floors , 2005, IEEE Commun. Lett..

[2]  Rüdiger L. Urbanke,et al.  Design of capacity-approaching irregular low-density parity-check codes , 2001, IEEE Trans. Inf. Theory.

[3]  Rüdiger L. Urbanke,et al.  The capacity of low-density parity-check codes under message-passing decoding , 2001, IEEE Trans. Inf. Theory.

[4]  Richard D. Wesel,et al.  Construction of irregular LDPC codes with low error floors , 2003, IEEE International Conference on Communications, 2003. ICC '03..

[5]  A. J. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[6]  Emre Telatar,et al.  Finite-length analysis of low-density parity-check codes on the binary erasure channel , 2002, IEEE Trans. Inf. Theory.

[7]  A. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[8]  Dale E. Hocevar LDPC code construction with flexible hardware implementation , 2003, IEEE International Conference on Communications, 2003. ICC '03..

[9]  Tong Zhang,et al.  Design of VLSI implementation-oriented LDPC codes , 2003, 2003 IEEE 58th Vehicular Technology Conference. VTC 2003-Fall (IEEE Cat. No.03CH37484).

[10]  Tong Zhang,et al.  On finite precision implementation of low density parity check codes decoder , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[11]  Yu-Cheng He,et al.  Threshold-based design of quantized decoder for LDPC codes , 2003, IEEE International Symposium on Information Theory, 2003. Proceedings..