论文信息 - Switch Box Architectures for Three-Dimensional FPGAs

Switch Box Architectures for Three-Dimensional FPGAs

In this paper, the authors explore six 3D switch box (SB) topologies for the case when the vias are fewer than the horizontal wires. Using detailed area and delay models, we estimate their impact on FPGA area, delay, and area-delay product. The results indicate that the area-delay product (ADP) depends heavily on the SB topology: our best SB reduces ADP by 9% compared to the subset SB

[1] Kia Bazargan,et al. Placement and routing in 3D integrated circuits , 2005, IEEE Design & Test of Computers.

[2] Vaughn Betz,et al. Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[3] Yao-Wen Chang,et al. Universal switch blocks for three-dimensional FPGA design , 1999, FPGA '99.

[4] Robert Patti,et al. Techniques for Producing 3D ICs with High-Density Interconnect , 2004 .

[5] Kaustav Banerjee,et al. 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.