HIBI Communication Network for System-on-Chip
暂无分享,去创建一个
[1] Abdou Youssef,et al. Interconnection Networks for High-Performance Parallel Computers , 1994 .
[2] Alain Greiner,et al. A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.
[3] Kees G. W. Goossens,et al. Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip , 2003, DATE.
[4] Santanu Dutta,et al. Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems , 2001, IEEE Des. Test Comput..
[5] Axel Jantsch,et al. Networks on chip , 2003 .
[6] Partha Pratim Pande,et al. Switch-based interconnect architecture for future systems on chip , 2003, SPIE Microtechnologies.
[7] Karam S. Chatha,et al. Quality-of-service and error control techniques for mesh-based network-on-chip architectures , 2005, Integr..
[8] Sujit Dey,et al. Design space exploration for optimizing on-chip communication architectures , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] L. Benini,et al. /spl times/pipesCompiler: a tool for instantiating application specific networks on chip , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[10] Luca Benini,et al. ×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip , 2004, DATE.
[11] Timo Hämäläinen,et al. Interconnection scheme for continuous-media systems-on-a-chip , 2002, Microprocess. Microsystems.
[12] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[13] Radu Marculescu,et al. DyAD - smart routing for networks-on-chip , 2004, Proceedings. 41st Design Automation Conference, 2004..
[14] J. Nurmi,et al. Reusable XGFT interconnect IP for network-on-chip implementations , 2004, 2004 International Symposium on System-on-Chip, 2004. Proceedings..
[15] Timo Hämäläinen,et al. Practical distributed simulation of a network of wireless terminals , 2004, 2004 International Symposium on System-on-Chip, 2004. Proceedings..
[16] Alberto L. Sangiovanni-Vincentelli,et al. Interface-based design , 1997, DAC.
[17] Timo Hämäläinen,et al. Benchmarking mesh and hierarchical bus networks in system-on-chip context , 2007, J. Syst. Archit..
[18] Jari Nurmi,et al. Issues in the development of a practical NoC: the Proteo concept , 2004, Integr..
[19] Timo Hämäläinen,et al. HIBI-based multiprocessor SoC on FPGA , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[20] Timo Hämäläinen,et al. A parallel MPEG-4 encoder for FPGA based multiprocessor SoC , 2005, International Conference on Field Programmable Logic and Applications, 2005..
[21] Timo Hämäläinen,et al. Comparison of hardware IP components for system-on-chip , 2004, 2004 International Symposium on System-on-Chip, 2004. Proceedings..
[22] Rudy Lauwereins,et al. Highly scalable network on chip for reconfigurable systems , 2003, Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748).
[23] J.H. Park,et al. MPEG-4 video codec on an ARM core and AMBA , 2001, Proceedings of Workshop and Exhibition on MPEG-4 (Cat. No.01EX511).
[24] Ran Ginosar,et al. QNoC: QoS architecture and design process for network on chip , 2004, J. Syst. Archit..
[25] Fernando Gehm Moraes,et al. HERMES: an infrastructure for low area overhead packet-switching networks on chip , 2004, Integr..
[26] Timo Hämäläinen,et al. A Communication-Centric Design Flow for HIBI-Based SoCs , 2004, SAMOS.
[27] Alain Greiner,et al. Micro-network for SoC: implementation of a 32-port SPIN network , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[28] Michael Keating,et al. Reuse Methodology Manual , 1999 .
[29] Grant Martin,et al. Surviving the SOC Revolution , 1999, Springer US.
[30] K. Keutzer,et al. System-level design: orthogonalization of concerns andplatform-based design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[31] T. Hamalainen,et al. Overview of bus-based system-on-chip interconnections , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[32] Luigi Carro,et al. A study on communication issues for systems-on-chip , 2002, Proceedings. 15th Symposium on Integrated Circuits and Systems Design.
[33] M.-C. Chiang,et al. Evaluating Design Choices for Shared Bus Multiprocessors in a Throughput-Oriented Environment , 1992, IEEE Trans. Computers.
[34] Dennis Sylvester,et al. Impact of small process geometries on microarchitectures in systems on a chip , 2001 .
[35] Vincent John Mooney,et al. Automated bus generation for multiprocessor SoC design , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.