Instructionless processor architecture using dynamically reconfigurable logic

The idea of the general-purpose processor implemented in dynamically reconfigurable FPGA is presented. The novelty of the proposed solution lays in the lack of typical sequential processing - all operations are realized in parallel in the hardware. At the same time the new architecture does not impose any modification of the software development process.