Techniques for Multicore Thermal Management: Classification and New Exploration
暂无分享,去创建一个
[1] Kevin Skadron,et al. Temperature-aware microarchitecture , 2003, ISCA '03.
[2] José M. González,et al. Thermal-Effective Clustered Microarchitectures , 2004 .
[3] Kevin Skadron,et al. Understanding the energy efficiency of simultaneous multithreading , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).
[4] S. Chu,et al. Design and Implementation of the POWER5 TM Microprocessor , 2004 .
[5] Margaret Martonosi,et al. A dynamic compilation framework for controlling microprocessor energy and performance , 2005, 38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05).
[6] James Donald,et al. Leveraging Simultaneous Multithreading for Adaptive Thermal Control , 2005 .
[7] Mike Lee,et al. Design and Implementation of the POWER5 TM Microprocessor , 2004 .
[8] Margaret Martonosi,et al. Voltage and frequency control with adaptive reaction time in multiple-clock-domain processors , 2005, 11th International Symposium on High-Performance Computer Architecture.
[9] Kevin Skadron,et al. Compact thermal modeling for temperature-aware design , 2004, Proceedings. 41st Design Automation Conference, 2004..
[10] Balaram Sinharoy,et al. Design and implementation of the POWER5 microprocessor , 2004, Proceedings. 41st Design Automation Conference, 2004..
[11] Brad Calder,et al. Automatically characterizing large scale program behavior , 2002, ASPLOS X.
[12] Diana Marculescu,et al. Power efficiency of voltage scaling in multiple clock, multiple voltage cores , 2002, ICCAD 2002.
[13] José González,et al. Thermal-aware clustered microarchitectures , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..
[14] Margaret Martonosi,et al. Temperature-Aware Design Issues for SMT and CMP Architectures , 2004 .
[15] Chandrakant D. Patel. Smart Chip, System & Data Center Dynamic Provisioning of Power and Cooling from Chip Core to the Cooling Tower , 2005 .
[16] José González,et al. Distributing the frontend for temperature reduction , 2005, 11th International Symposium on High-Performance Computer Architecture.
[17] Jian Li,et al. Power-Performance Implications of Thread-level Parallelism on Chip Multiprocessors , 2005, IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005..
[18] Margaret Martonosi,et al. Formal online methods for voltage/frequency control in multiple clock domain microprocessors , 2004, ASPLOS XI.
[19] Mayan Moudgill,et al. Environment for PowerPC microarchitecture exploration , 1999, IEEE Micro.
[20] Ravi Rajwar,et al. The impact of performance asymmetry in emerging multicore architectures , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).
[21] Krste Asanovic,et al. Reducing power density through activity migration , 2003, ISLPED '03.
[22] Calton Pu,et al. A feedback-driven proportion allocator for real-rate scheduling , 1999, OSDI '99.
[23] Carla E. Brodley,et al. Heat stroke: power-density-based denial of service in SMT , 2005, 11th International Symposium on High-Performance Computer Architecture.
[24] T. N. Vijaykumar,et al. Heat-and-run: leveraging SMT and CMP to manage power density through the operating system , 2004, ASPLOS XI.
[25] Kevin Skadron,et al. Reducing multimedia decode power using feedback control , 2003, Proceedings 21st International Conference on Computer Design.
[26] Kevin Skadron,et al. Control-theoretic techniques and thermal-RC modeling for accurate and localized dynamic thermal management , 2002, Proceedings Eighth International Symposium on High Performance Computer Architecture.
[27] Stefanos Kaxiras,et al. Comparing power consumption of an SMT and a CMP DSP for mobile phone workloads , 2001, CASES '01.
[28] Stephen H. Gunther,et al. Managing the Impact of Increasing Microprocessor Power Consumption , 2001 .
[29] Manish Gupta,et al. Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors , 2000, IEEE Micro.
[30] John L. Henning. SPEC CPU2000: Measuring CPU Performance in the New Millennium , 2000, Computer.
[31] Li Shang,et al. Thermal Modeling, Characterization and Management of On-Chip Networks , 2004, 37th International Symposium on Microarchitecture (MICRO-37'04).
[32] Israel Koren,et al. Simulated Annealing Based Temperature Aware Floorplanning , 2007, J. Low Power Electron..
[33] Frank Bellosa,et al. Dynamic Thermal Management for Distributed Systems , 2002 .
[34] D. B. Davis,et al. Intel Corp. , 1993 .
[35] Frank Bellosa,et al. Event-Driven Thermal Management in SMP Systems , 2005 .
[36] Kevin Skadron,et al. Performance, energy, and thermal considerations for SMT and CMP architectures , 2005, 11th International Symposium on High-Performance Computer Architecture.
[37] Margaret Martonosi,et al. Dynamic thermal management for high-performance microprocessors , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.
[38] Shekhar Y. Borkar,et al. Design challenges of technology scaling , 1999, IEEE Micro.