A Novel 3D Cell Array Architecture for Terra-Bit NAND Flash Memory

NA

[1]  T. Schram,et al.  Understanding the impact of metal gate on TANOS performance and retention , 2010, 2010 IEEE International Memory Workshop.

[2]  Yoondong Park,et al.  Multi-layered Vertical Gate NAND Flash overcoming stacking limit for terabit density storage , 2006, 2009 Symposium on VLSI Technology.

[3]  Dong Woo Kim,et al.  Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory , 2006, 2009 Symposium on VLSI Technology.

[4]  Kyoung-Hwan Park,et al.  Modeling and Characterization of Program / Erasure Speed and Retention of TiN-gate MANOS (Si-Oxide-SiNx-Al2O3-Metal Gate) Cells for NAND Flash Memory , 2007, 2007 22nd IEEE Non-Volatile Semiconductor Memory Workshop.

[5]  Kyoung-Hwan Park,et al.  Chip Level Reliability of MANOS Cells under Operating Conditions , 2009, 2009 IEEE International Memory Workshop.

[6]  Takashi Maeda,et al.  Multi-stacked 1G cell/layer Pipe-shaped BiCS flash memory , 2009, 2009 Symposium on VLSI Circuits.

[7]  S. Aritome,et al.  Novel 3-dimensional Dual Control-gate with Surrounding Floating-gate (DC-SF) NAND flash cell for 1Tb file storage application , 2010, 2010 International Electron Devices Meeting.

[8]  Shinsugita-cho Isogo-ku,et al.  Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory , 2007 .

[9]  Chih-Yuan Lu,et al.  A critical examination of 3D stackable NAND Flash memory architectures by simulation study of the scaling capability , 2010, 2010 IEEE International Memory Workshop.