A 3.3V Power Adaptive 1244 / 622 / 155 MHz PLL

A power adaptive PLL for B-ISDN multi-rate [1] transmitter implementation in 0.5¿m BiCMOS is described. The PLL power consumption matches the data rate by using a novel type ECL library. 210mW@ 155MHz to 320mW@ 1.2GHz total power is achieved. 17ps jitter at 1.2GHz is measured. Fast time to Silicon was performed by a Full Top-down design methodology.

[1]  Didier Belot,et al.  A 622/155 mbps ATM line terminator mono-chip , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[2]  J. Benkoski,et al.  A Practical Approach to Top/Down Analog Circuit Design , 1993, ESSCIRC '93: Nineteenth European Solid-State Circuits Conference.

[3]  L. Dugoujon,et al.  A 622 Mb/s line terminator for the ATM network , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.