A current-mode latch sense amplifier and a static power saving input buffer for low-power architecture

Two circuit schemes for reducing power dissipation are proposed. The first is a current-mode latch sense amplifier that achieves power reduction without degradation of the access speed compared with conventional current-mirror sense amplifier operation. The other is a static power saving input buffer (SPSIB) for reducing static power. These circuits are applied to 512-kb high-speed SRAMs, and the efficiencies are simulated by SPICE simulations. The current-mode latch sense amplifier effectively reduces the power, and the SPSIB reduces current in the interface circuit.<<ETX>>

[1]  Yukihiro Fujimoto,et al.  A 0.5-W 64-kilobyte snoopy cache memory with pseudo two-port operation , 1991 .

[2]  K. Ochit,et al.  Two novel power-down circuits on the 1Mb CMOS SRAM , 1988, Symposium 1988 on VLSI Circuits.

[3]  T. Masuhara,et al.  A 20ns 64K CMOS SRAM , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.