A 2-V 2.3/4.6-GHz dual-band frequency synthesizer in 0.35-/spl mu/m digital CMOS process

This brief describes the design of a frequency synthesizer for 2.3/4.6-GHz wireless applications in a 0.35-/spl mu/m digital CMOS process. This synthesizer provides dual-band output signals by means of frequency doubling techniques. Output frequency of the proposed synthesizer ranges from 1.87-2.3 GHz, and 3.74-4.6GHz. This chip consumes a total power of 80 mW from a single 2-V supply, including 45 mW for dual-band output buffers. Core size is 2200 /spl mu/m/spl times/1600 /spl mu/m.

[1]  T.H. Lee,et al.  CMOS RF integrated circuits at 5 GHz and beyond , 2000, Proceedings of the IEEE.

[2]  Ting-Ping Liu.  A 6.5 GHz monolithic CMOS voltage-controlled oscillator , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[3]  H. Samavati,et al.  5-GHz CMOS wireless LANs , 2002 .

[4]  B. Razavi,et al.  A 2.6-GHz/5.2-GHz frequency synthesizer in 0.4-/spl mu/m CMOS technology , 2000, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[5]  Wei-Zen Chen,et al.  A 2V, 2.3/4.6 GHz dual-band CMOS frequency synthesizer , 2002, 2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280).

[6]  H.R. Rategh,et al.  A 5-GHz CMOS wireless LAN receiver front end , 2000, IEEE Journal of Solid-State Circuits.