Behavioural Modelling of DLLs for Fast Simulation and Optimisation of Jitter and Power Consumption

This paper presents a behavioural model for fast DLL simulations. The behavioural model includes a modelling of the various noise sources in the DLL that produce output jitter. The model is used to obtain the dependence of the output jitter versus the power consumption. The model exploits the open-loop DLL analysis to reduce simulation time when compared to typical DLL evaluation.

[1]  S. Park,et al.  The impact of semiconductor technology scaling on CMOS RF and digital circuits for wireless application , 2005, IEEE Transactions on Electron Devices.

[2]  Zhihua Wang,et al.  A Pulse-Based Full-Band UWB Transceiver SoC in 0.18μm SiGe BiCMOS , 2006, 2006 IEEE International SOC Conference.

[3]  C.-J. Richard Shi,et al.  Behavioral level noise modeling and jitter simulation of phase-locked loops with faults using VHDL-AMS , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[4]  Robert H. Dennard,et al.  CMOS scaling for high performance and low power-the next ten years , 1995, Proc. IEEE.

[5]  José Luis González,et al.  Behavioral Modeling of Delay-Locked Loops and its Application to Jitter Optimization in Ultra Wide-Band Impulse Radio Systems , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[6]  P.T.M. van Zeijl.  Wireless transceiver design for SoC and SDR , 2008, RWS 2008.

[7]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[8]  Enrique Barajas,et al.  A 75 pJ/bit all-digital quadrature coherent IR-UWB transceiver in 0.18 µm CMOS , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[9]  D. M. Santos,et al.  Modelling charge-pump delay locked loops , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[10]  P.T.M. van Zeijl.  Wireless transceiver design for SoC and SDR , 2008, 2008 IEEE Radio and Wireless Symposium.

[11]  Beomsup Kim,et al.  PLL/DLL system noise analysis for low jitter clock synthesizer design , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[12]  Ken Kundert,et al.  The designer's guide to Verilog-AMS , 2004 .

[13]  X. Aragones,et al.  Ground bounce modelling for digital gigascale integrated circuits , 2006, International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006..

[14]  Eric A. M. Klumperink,et al.  Analysis of Random Jitter in a Clock Multiplying DLL Architecture , 2001 .

[15]  Eric A. M. Klumperink,et al.  Jitter in DLL-Based Clock Multipliers caused by Delay Cell Mismatch , 2002 .

[16]  A.L. Scholtz,et al.  Notice of Violation of IEEE Publication PrinciplesJitter analysis of a mixed PLL-DLL architecture , 2008, 2008 International Conference on Electrical and Computer Engineering.