A 500 msample/s 6–bit Nyquist rate ADC for disk drive read channel applications

The analog-to-digital conversion required in most disk drive read channel applications is designed for good dynamic and noise performance over a wide input frequency range. This paper presents a 500MSam- ple/s 6-Bit ADC and its embedded implementation inside a disk drive read channel, using a 0.35µm CMOS single-poly, triple-metal process. The converter achieves better than 5 effective number of bits (ENOB) for input frequencies up to Nyquist frequency (f in = 1/2f s ) and sampling frequencies f s up to 400MHz. It also achieves better that 5.6 ENOB for input frequencies up to 1/4f s over process, temperature and power supply variations. At maximum speed (f s = 500MHz) the converter still achieves better than 5 ENOB for input frequencies up to f in = 200MHz. Low frequency performance is characterized by DNL < 0.38LSB and INL < 0.2LSB. The converter consumes 225mW from a 3.3V supply when running at 300MHz and occupies 0.8mm2of chip area.

[1]  Eiki Imaizumi,et al.  Error suppressing encode logic of FCDL in a 6-b flash A/D converter , 1997 .

[2]  Christopher W. Mangelsdorf.  A 400-MHz input flash converter with error correction , 1990 .

[3]  R. Roovers,et al.  A 175 Ms/s, 6 b, 160 mW, 3.3 V CMOS A/D converter , 1996 .

[4]  Sanroku Tsukamoto,et al.  A CMOS 6-b, 200 MSample/s, 3 V-supply A/D converter for a PRML read channel LSI , 1996 .

[5]  B. Fotouhi.  Optimization of chopper amplifiers for speed and gain , 1994 .

[6]  Stephen H. Lewis,et al.  A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers , 1997, IEEE J. Solid State Circuits.

[7]  R. Roovers,et al.  A 12 b 50 M sample/s cascaded folding and interpolating ADC , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[8]  I. Mehr,et al.  A CMOS 260 Mbps read channel with EPRML performance , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[9]  I. Mehr,et al.  A CMOS Continuous-Time Filter for PRML Read Channel Applications at 150 Mb/s and Beyond , 1997 .

[10]  P. R. Gray,et al.  A 100 MHz A/D interface for PRML magnetic disk read channels , 1994 .

[11]  C.L. Portmann,et al.  Power-efficient metastability error reduction in CMOS flash A/D converters , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[12]  David J. Allstot,et al.  CMOS folding A/D converters with current-mode interpolation , 1996 .

[13]  S. Tsukamoto,et al.  A CMOS 6b 400 M sample/s ADC with error correction , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).