A 1.7 GHz Fractional-N Frequency Synthesizer Based on a Multiplying Delay-Locked Loop

Although multiplying delay-locked loops allow clock frequency multiplication with very low phase noise and jitter, their application has been so far limited to integer-N multiplication, and the achieved reference-spur performance has been typically limited by time offsets. This paper presents the first published multiplying delay-locked loop achieving fine fractional-N frequency resolution, and introduces an automatic cancellation of the phase detector offset. Both capabilities are enabled by insertion of a digital-to-time converter in the reference path. The proposed synthesizer, implemented in a standard 65 nm CMOS process, occupies a core area of 0.09 mm 2, and generates a frequency ranging between 1.6 and 1.9 GHz with a 190 Hz resolution from a 50 MHz quartz-based reference oscillator. In fractional-N mode, the integrated RMS jitter, including random and deterministic components, is below 1.4 ps at 3 mW power consumption, leading to a jitter-power figure of merit of -232 dB. In integer-N mode, the circuit achieves RMS jitter of 0.47 ps at 2.4 mW power and figure of merit of -243 dB. Thanks to the adoption of the automatic offset cancellation, the reference-spur level is reduced from -32 to -55 dBc.

[1]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[2]  B. Helal,et al.  A Low Jitter Programmable Clock Multiplier Based on a Pulse Injection-Locked Oscillator With a Highly-Digital Tuning Loop , 2008, IEEE Journal of Solid-State Circuits.

[3]  Nicola Da Dalt,et al.  Linearized Analysis of a Digital Bang-Bang PLL and Its Validity Limits Applied to Jitter Transfer and Jitter Generation , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Giovanni Marucci,et al.  Analysis and Design of Low-Jitter Digital Bang-Bang Phase-Locked Loops , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Shen-Iuan Liu,et al.  A 2.4-GHz Subharmonically Injection-Locked PLL With Self-Calibrated Injection Timing , 2012, IEEE Journal of Solid-State Circuits.

[6]  SeongHwan Cho,et al.  An all-digital clock generator using a fractionally injection-locked oscillator in 65nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[7]  Ali M. Niknejad,et al.  2.8 A pulse-position-modulation phase-noise-reduction technique for a 2-to-16GHz injection-locked ring oscillator in 20nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[8]  Salvatore Levantino,et al.  Time-to-Digital Converter for Frequency Synthesis Based on a Digital Bang-Bang DLL , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Giovanni Marzin,et al.  A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW power , 2011, 2011 IEEE International Solid-State Circuits Conference.

[10]  B.M. Helal,et al.  A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-Scrambling Time-to-Digital Converter to Achieve Subpicosecond Jitter Performance , 2008, IEEE Journal of Solid-State Circuits.

[11]  SeongHwan Cho,et al.  A 14.2 mW 2.55-to-3 GHz Cascaded PLL With Reference Injection and 800 MHz Delta-Sigma Modulator in 0.13 $\mu$m CMOS , 2012, IEEE Journal of Solid-State Circuits.

[12]  Shen-Iuan Liu,et al.  A 2.4GHz sub-harmonically injection-locked PLL with self-calibrated injection timing , 2012, 2012 IEEE International Solid-State Circuits Conference.

[13]  Taeik Kim,et al.  15.2 A 0.012mm2 3.1mW bang-bang digital fractional-N PLL with a power-supply-noise cancellation technique and a walking-one-phase-selection fractional frequency divider , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[14]  Nicola Da Dalt,et al.  An Analysis of Phase Noise in Realigned VCOs , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Salvatore Levantino,et al.  Noise Analysis and Minimization in Bang-Bang Digital PLLs , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Ping-Ying Wang,et al.  10.8 A wideband fractional-N ring PLL using a near-ground pre-distorted switched-capacitor loop filter , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[17]  A.A. Abidi,et al.  Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.

[18]  Giovanni Marucci,et al.  A spur cancellation technique for MDLL-based frequency synthesizers , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[19]  Giovanni Marucci,et al.  21.1 A 1.7GHz MDLL-based fractional-N frequency synthesizer with 1.4ps RMS integrated jitter and 3mW power using a 1b TDC , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[20]  Salvatore Levantino,et al.  Phase Noise of Pulse Injection-Locked Oscillators , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Che-Fu Liang,et al.  An injection-locked ring PLL with self-aligned injection window , 2011, 2011 IEEE International Solid-State Circuits Conference.

[22]  Ahmed Elkholy,et al.  15.4 A 20-to-1000MHz ±14ps peak-to-peak jitter reconfigurable multi-output all-digital clock generator using open-loop fractional dividers in 65nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[23]  Ahmad Mirzaei,et al.  A Cancellation Technique for Reciprocal-Mixing Caused by Phase Noise and Spurs , 2013, IEEE Journal of Solid-State Circuits.

[24]  I-Ting Lee,et al.  A divider-less sub-harmonically injection-locked PLL with self-adjusted injection timing , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[25]  Zhihua Wang,et al.  An FIR-Embedded Noise Filtering Method for $\Delta \Sigma$ Fractional-N PLL Clock Generators , 2009, IEEE Journal of Solid-State Circuits.

[26]  Po-Chun Huang,et al.  21.2 A 2.3GHz fractional-N dividerless phase-locked loop with −112dBc/Hz in-band phase noise , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[27]  William J. Dally,et al.  A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips , 2002, IEEE J. Solid State Circuits.

[28]  Robert B. Staszewski,et al.  14.5 A 1.22ps integrated-jitter 0.25-to-4GHz fractional-N ADPLL in 16nm FinFET CM0S , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[29]  John A. McNeill.  Jitter in ring oscillators , 1997 .

[30]  A. Lacaita,et al.  A Wideband Fractional-N PLL With Suppressed Charge-Pump Noise and Automatic Loop Filter Calibration , 2012, IEEE Journal of Solid-State Circuits.

[31]  Kenichi Okada,et al.  A Compact, Low-Power and Low-Jitter Dual-Loop Injection Locked PLL Using All-Digital PVT Calibration , 2014, IEEE Journal of Solid-State Circuits.

[32]  David Blaauw,et al.  A 0.45V 423nW 3.2MHz multiplying DLL with leakage-based oscillator for ultra-low-power sensor platforms , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[33]  Eric A. M. Klumperink,et al.  Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[34]  Zhinian Shu,et al.  A 2.4-GHz ring-oscillator-based CMOS frequency synthesizer with a fractional divider dual-PLL architecture , 2004, IEEE Journal of Solid-State Circuits.

[35]  Ron Ho,et al.  A 4.6GHz MDLL with −46dBc reference spur and aperture position tuning , 2011, 2011 IEEE International Solid-State Circuits Conference.

[36]  Che-Fu Liang,et al.  A wideband fractional-N ring PLL with fractional-spur suppression using spectrally shaped segmentation , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[37]  Mike Shuo-Wei Chen,et al.  A calibration-free 800MHz fractional-N digital PLL with embedded TDC , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[38]  Sheng Ye,et al.  A multiple-crystal interface PLL with VCO realignment to reduce phase noise , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[39]  Jae-Yoon Sim,et al.  Embedded Phase-Interpolator-Based Noise Filtering , 2011 .

[40]  Kenichi Okada,et al.  15.1 A 0.0066mm2 780μW fully synthesizable PLL with a current-output DAC and an interpolative phase-coupled oscillator using edge-injection technique , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[41]  Kenichi Okada,et al.  A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique , 2015, IEEE Journal of Solid-State Circuits.

[42]  Giovanni Marzin,et al.  An Adaptive Pre-Distortion Technique to Mitigate the DTC Nonlinearity in Digital PLLs , 2014, IEEE Journal of Solid-State Circuits.

[43]  Tobias G. Noll,et al.  Theory and implementation of digital bang-bang frequency synthesizers for high speed serial communications , 2007 .

[44]  Bertan Bakkaloglu,et al.  A 90-nm CMOS 5-GHz Ring-Oscillator PLL With Delay-Discriminator-Based Active Phase-Noise Cancellation , 2013, IEEE Journal of Solid-State Circuits.

[45]  K. Bult,et al.  A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2 , 1998, IEEE J. Solid State Circuits.

[46]  Taeik Kim,et al.  A 0.026mm2 5.3mW 32-to-2000MHz digital fractional-N phase locked-loop using a phase-interpolating phase-to-digital converter , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[47]  S.L.J. Gierkink,et al.  Low-Spur, Low-Phase-Noise Clock Multiplier Based on a Combination of PLL and Recirculating DLL With Dual-Pulse Ring Oscillator and Self-Correcting Charge Pump , 2008, IEEE Journal of Solid-State Circuits.

[48]  K. Masu,et al.  An inductorless injection-locked PLL with 1/2- and 1/4-integral subharmonic locking in 90 nm CMOS , 2012, 2012 IEEE Radio Frequency Integrated Circuits Symposium.

[49]  Ahmed Elkholy,et al.  A 4.25GHz–4.75GHz calibration-free fractional-N ring PLL using hybrid phase/current-mode phase interpolator with 13.2dB phase noise improvement , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[50]  Pietro Andreani,et al.  21.6 A 2.4-to-5.3GHz dual-core CMOS VCO with concentric 8-shaped coils , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[51]  Amr Elshazly,et al.  Clock Multiplication Techniques Using Digital Multiplying Delay-Locked Loops , 2013, IEEE Journal of Solid-State Circuits.

[52]  I. Galton,et al.  Techniques for phase noise suppression in recirculating DLLs , 2004, IEEE Journal of Solid-State Circuits.

[53]  Bram Nauta,et al.  A 2.2GHz sub-sampling PLL with 0.16psrms jitter and −125dBc/Hz in-band phase noise at 700µW loop-components power , 2010, 2010 Symposium on VLSI Circuits.

[54]  Ahmad Mirzaei,et al.  Pulling Mitigation in Wireless Transmitters , 2014, IEEE Journal of Solid-State Circuits.

[55]  Jri Lee,et al.  Study of Subharmonically Injection-Locked PLLs , 2009, IEEE Journal of Solid-State Circuits.