10.3-Gb/s burst-mode CDR with idle insertion and digital calibration in 40-nm CMOS for 10G-EPON systems
暂无分享,去创建一个
[1] Jun Terada,et al. A 10.3125Gb/s Burst-Mode CDR Circuit using a δσ DAC , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[2] Jun Terada,et al. Jitter-reduction and pulse-width-distortion compensation circuits for a 10Gb/s burst-mode CDR circuit , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[3] Mamoru Nakanishi,et al. An SoC demonstration of ONU discovery and dynamic bandwidth allocation for 10G/1G dual-rate 10G-EPON , 2011, 2011 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference.
[4] Jri Lee,et al. A 20Gb/s Burst-Mode CDR Circuit Using Injection-Locking Technique , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[5] Jun Terada,et al. An Injection-Controlled 10-Gb/s Burst-Mode CDR Circuit for a 1G/10G PON System , 2011, IEICE Trans. Electron..
[6] Xin Yin,et al. A 10Gb/s burst-mode TIA with on-chip reset/lock CM signaling detection and limiting amplifier with a 75ns settling time , 2012, 2012 IEEE International Solid-State Circuits Conference.
[7] Saraju P. Mohanty,et al. Design of Parasitic and Process-Variation Aware Nano-CMOS RF Circuits: A VCO Case Study , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.