A binary-decision-diagram-based two-bit arithmetic logic unit on a GaAs-based regular nanowire network with hexagonal topology.

A two-bit arithmetic logic unit (ALU) was successfully fabricated on a GaAs-based regular nanowire network with hexagonal topology. This fundamental building block of central processing units can be implemented on a regular nanowire network structure with simple circuit architecture based on graphical representation of logic functions using a binary decision diagram and topology control of the graph. The four-instruction ALU was designed by integrating subgraphs representing each instruction, and the circuitry was implemented by transferring the logical graph structure to a GaAs-based nanowire network formed by electron beam lithography and wet chemical etching. A path switching function was implemented in nodes by Schottky wrap gate control of nanowires. The fabricated circuit integrating 32 node devices exhibits the correct output waveforms at room temperature allowing for threshold voltage variation.

[1]  Lars Samuelson,et al.  Position-controlled interconnected InAs nanowire networks. , 2006, Nano letters.

[2]  Johnson,et al.  Quantized current in a quantum-dot turnstile using oscillating tunnel barriers. , 1991, Physical review letters.

[3]  Seiya Kasai,et al.  Fabrication and Characterization of Active and Sequential Circuits Utilizing Schottky-Wrap-Gate-Controlled GaAs Hexagonal Nanowire Network Structures , 2008, IEICE Trans. Electron..

[4]  Sheldon B. Akers,et al.  Binary Decision Diagrams , 1978, IEEE Transactions on Computers.

[5]  Seiya Kasai,et al.  Gate control characteristics in GaAs nanometer-scale Schottky wrap gate structures , 2002 .

[6]  Nobuyuki Yoshikawa,et al.  Design and Component Test of a Tiny Processor based on the SFQ Technology , 2002 .

[7]  A. Fujiwara,et al.  Nanoampere charge pump by single-electron ratchet using silicon nanowire metal-oxide-semiconductor field-effect transistor , 2008 .

[8]  Takashi Fukui,et al.  Growth of highly uniform InAs nanowire arrays by selective-area MOVPE , 2007 .

[9]  G. Falk,et al.  Potentiation of ‘on’ bipolar cell flash responses by dim background light and cGMP in dogfish retinal slices , 2002, The Journal of physiology.

[10]  M. Hosoya,et al.  Design and operation of a Quantum Flux Parametron bit-slice ALU , 1995, IEEE Transactions on Applied Superconductivity.

[11]  Tetsuya Asai,et al.  Stochastic Resonance in Schottky Wrap Gate-controlled GaAs Nanowire Field-Effect Transistors and Their Networks , 2008 .

[12]  Yoshihito Amemiya,et al.  Single-electron logic device based on the binary decision diagram , 1997 .

[13]  Seiya Kasai,et al.  Investigation on Stochastic Resonance in Quantum Dot and Its Summing Network , 2009, Int. J. Nanotechnol. Mol. Comput..

[14]  Seiya Kasai,et al.  Fabrication of GaAs-based integrated 2-bit half and full adders by novel hexagonal BDD quantum circuit approach , 2001 .

[15]  Seiya Kasai,et al.  Hexagonal binary decision diagram quantum logic circuits using Schottky in-plane and wrap-gate control of GaAs and InGaAs nanowires , 2001 .

[16]  Seiya Kasai,et al.  Effect of Size Reduction on Switching Characteristics in GaAs-Based Schottky-Wrap-Gate Quantum Wire Transistors , 2008 .

[17]  Yoshihito Amemiya,et al.  Binary-decision-diagram device , 1995 .

[18]  G. Hein,et al.  Robust single-parameter quantized charge pumping , 2008, 0803.0869.

[19]  Seiya Kasai,et al.  GaAs and InGaAs single electron hexagonal nanowire circuits based on binary decision diagram logic architecture , 2002 .

[20]  H. Hasegawa,et al.  A single electron binary-decision-diagram quantum logic circuit based on Schottky wrap gate control of a GaAs nanowire hexagon , 2002, IEEE Electron Device Letters.

[21]  Kaushik Roy,et al.  Ultra-low power digital subthreshold logic circuits , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[22]  Seiya Kasai,et al.  Graph-based quantum logic circuits and their realization by novel GaAs multiple quantum wire branch switches utilizing Schottky wrap gates , 2002 .

[23]  Nagisa Ishiura,et al.  Shared binary decision diagram with attributed edges for efficient Boolean function manipulation , 1990, 27th ACM/IEEE Design Automation Conference.

[24]  Seiya Kasai,et al.  Schottky Wrap Gate Control of Semiconductor Nanowire Networks for Novel Quantum Nanodevice-Integrated Logic Circuits Utilizing BDD Architecture , 2007 .

[25]  L. Wernersson,et al.  Analysing the capacitance–voltage measurements of vertical wrapped-gated nanowires , 2008, Nanotechnology.

[26]  Radomir S. Stankovic,et al.  Decision Diagram Techniques for Micro- and Nanoelectronic Design Handbook , 2018 .