Novel ESD Protection Scheme for Testing High Voltage LDMOS
暂无分享,去创建一个
[1] S. Trinh,et al. Multi-finger turn-on circuits and design techniques for enhanced ESD performance and width-scaling , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.
[2] B. Keppens,et al. Design and analysis of new protection structures for smart power technology with controlled trigger and holding voltage , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).
[3] Koen G. Verhaege,et al. High Holding Current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.
[4] Jung-Hoon Chun,et al. ESD protection circuits for advanced CMOS technologies , 2006 .
[5] C.C. Russ,et al. GGSCRs: GGNMOS Triggered silicon controlled rectifiers for ESD protection in deep sub-micron CMOS processes , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.
[6] T. Polgreen,et al. A low-voltage triggering SCR for on-chip ESD protection at output and input pads , 1990, IEEE Electron Device Letters.
[7] Ehrenfried Seebacher,et al. Test Structure for High-Voltage LD-MOSFET Mismatch Characterization in 0.35 um HV-CMOS Technology , 2009, 2009 IEEE International Conference on Microelectronic Test Structures.
[8] Bart Keppens,et al. ESD protection solutions for high voltage technologies , 2004 .