论文信息 - The accumulation-mode field-effect transistor: a new ultralow on-resistance MOSFET

The accumulation-mode field-effect transistor: a new ultralow on-resistance MOSFET

An ultralow specific on-resistance, vertical channel, power MOSFET structure, based on current conduction via an accumulation layer formed on the surface of a trench (UMOS) gate structure, is described. Two-dimensional numerical simulations and experimental results have been obtained, demonstrating that a specific on-resistance approaching 100 mu Omega -cm/sup 2/ can be obtained for a silicon device capable of blocking 25 V.<<ETX>>

[1] B. Jayant Baliga,et al. Reactive Ion Etching of Silicon Trenches Using SF 6 / O 2 Gas Mixtures , 1991 .

[2] Constantin Bulucea,et al. Trench DMOS transistor technology for high-current (100 A range) switching , 1991 .

[3] K. Izumi,et al. Ultralow specific on resistance UMOSFET with trench contacts for source and body regions realised by selfaligned process , 1991 .

[4] B. Jayant Baliga,et al. Impact of VLSI Technology on Power Devices , 1990 .

[5] Kiyoo Itoh. Reviews and Prospects of Deep Sub-Micron DRAM Technology , 1991 .

[6] Len-Yuan Tsou,et al. TDMOS-an ultra-low on-resistance power transistor , 1988 .

[7] J.D. Plummer,et al. Electron mobility in inversion and accumulation layers on thermally oxidized silicon surfaces , 1980, IEEE Transactions on Electron Devices.

[8] S. Matsumoto. Ultra-low specific on-resistance UMOSFET with trench contacts for source and body regions realized by self alligned process , 1991 .

[9] D. Ueda,et al. An ultra-low on-resistance power MOSFET fabricated by using a fully self-aligned process , 1987, IEEE Transactions on Electron Devices.