The Xilinx Isolation Design Flow for Fault-Tolerant Systems
暂无分享,去创建一个
The ability to control system failure modes through fault-tolerant design requires an implementation methodology that ensures fault propagation can be controlled. Xilinx® Isolation Design Flow (IDF) provides fault containment at the FPGA module level, enabling single-chip fault tolerance by various techniques including: Modular redundancy Watchdog alarms S egregation by safety level Isolation of test logic for safe removal IDF, pioneered for government cryptographic systems, is also appropriate for avionics, safety-related electronics, industrial robotics, critical infrastructure, financial systems, and other high assurance, high availability, and high reliability systems. The IDF is part of a spectrum of reliability technologies that when appropriately combined provide unmatched reliability, performance, and cost effectiveness.
[1] J. von Neumann,et al. Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .
[2] Karen A. Scarfone,et al. Guide to Industrial Control Systems (ICS) Security , 2015 .
[3] Mark McLean,et al. FPGA-BASED SINGLE CHIP CRYPTOGRAPHIC SOLUTION ( U ) , 2007 .
[4] G.E. Moore,et al. Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.