Highly linear CMOS power amplifier for mm-wave applications

Fully-integrated highly linear Ka-band differential power amplifiers (PA) are designed in 28-nm CMOS process. A Class-AB topology is used to increase the efficiency and linearity. For proper operation of the class-AB amplifier, harmonic control circuits are introduced to minimize the 2nd harmonics at the drain and source of the transistor. By adopting this structure, the common source / 2-stack PAs achieve PAE of 27% / 25%, and EVM of 5.17% / 4.2% and ACLRE-UTRA of -33 dBc / -33 dBc, respectively, at an average output power of 9.5 dBm / 14.2 dBm at 28.5 GHz for a 20-MHz bandwidth, 64QAM, and 7.5-dB PAPR LTE signal.

[1]  Huei Wang,et al.  A K-Band adaptive-bias power amplifier with enhanced linearizer using 0.18-µm CMOS process , 2015, 2015 IEEE MTT-S International Microwave Symposium.

[2]  Kun-You Lin,et al.  Phase-Delay Cold-FET Pre-Distortion Linearizer for Millimeter-Wave CMOS Power Amplifiers , 2013, IEEE Transactions on Microwave Theory and Techniques.

[3]  Patrick Reynaert,et al.  A 60-GHz Dual-Mode Class AB Power Amplifier in 40-nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[4]  Tatsuya Hirose,et al.  A fully-integrated K-band CMOS power amplifier with Psat of 23.8 dBm and PAE of 25.1 % , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[5]  Kun-You Lin,et al.  A 24 GHz CMOS power amplifier with successive IM2 feed-forward IMD3 cancellation , 2015, 2015 IEEE MTT-S International Microwave Symposium.

[6]  Dongsu Kim,et al.  Envelope-Tracking CMOS Power Amplifier Module for LTE Applications , 2013, IEEE Transactions on Microwave Theory and Techniques.