A low voltage 0.8V RF receiver in 28nm CMOS for 5GHz WLAN
暂无分享,去创建一个
Ryuichi Fujimoto | Hiroyuki Kobayashi | Hiroshi Yoshida | Rui Ito | Toshiya Mitomo | Hiroshi Tsurumi | Shusuke Kawai | Hiromitsu Aoyama | Atsushi Shirane | Hideaki Majima
[1] Xiang Li,et al. 9.4 A 2×2 WLAN and Bluetooth combo SoC in 28nm CMOS with on-chip WLAN digital power amplifier, integrated 2G/BT SP3T switch and BT pulling cancelation , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[2] Christofer Toumazou,et al. High-speed current mirror resistive compensation technique , 1995 .
[3] Yun Chiu,et al. A 40 nm CMOS Derivative-Free IF Active-RC BPF With Programmable Bandwidth and Center Frequency Achieving Over 30 dBm IIP3 , 2015, IEEE Journal of Solid-State Circuits.
[4] Li Lin,et al. 9.4 A 28nm CMOS digital fractional-N PLL with −245.5dB FOM and a frequency tripler for 802.11abgn/ac radio , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.
[5] N. Weste,et al. A 500 MHz CMOS anti-alias filter using feed-forward op-amps with local common-mode feedback , 2003 .
[6] Behzad Razavi,et al. A Low-Power CMOS Receiver for 5 GHz WLAN , 2015, IEEE Journal of Solid-State Circuits.
[7] Jaewoo Park,et al. A 2x2 MIMO Tri-Band Dual-Mode Direct-Conversion CMOS Transceiver for Worldwide WiMAX/WLAN Applications , 2011, IEEE Journal of Solid-State Circuits.
[8] Chun Lee,et al. 32nm x86 OS-compliant PC on-chip with dual-core Atom® processor and RF WiFi transceiver , 2012, 2012 IEEE International Solid-State Circuits Conference.
[9] K. Numata,et al. Low-power-consumption direct-conversion CMOS transceiver for multi-standard 5-GHz wireless LAN systems with channel bandwidths of 5-20 MHz , 2006, IEEE Journal of Solid-State Circuits.