Integrating intelligence on silicon electronic systems. An inter-University cooperative research project for innovative process, device, circuit, and system technologies

An inter-university cooperative research project has been launched aiming at creating a new paradigm of computing hardware based on silicon technology. The binary multivalued-analog merged hardware computation based on four-terminal device with innovative architecture is the guiding principle for the development of an intelligent system. And most importantly, the research on the high accuracy processing and materials technology that substantialize the advanced system on a silicon chip is inseparably merged into the entire project.

[1]  Tadashi Shibata,et al.  Real-time reconfigurable logic circuits using neuron MOS transistors , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  Tadashi Shibata,et al.  Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[3]  Michitaka Kameyama,et al.  Highly parallel collision detection processor for intelligent robots , 1992 .

[4]  H. Ishiwara.  Proposal of Adaptive-Learning Neuron Circuits with Ferroelectric Analog-Memory Weights , 1993 .

[5]  Tadashi Shibata,et al.  The Concept of Four-Terminal Devices and Its Significance in the Implementation of Intelligent Integrated Circuits , 1994 .

[6]  Shoji Kawahito,et al.  High-Speed Area-Efficient Multiplier Design Using Multiple-Valued Current-Mode Circuits , 1994, IEEE Trans. Computers.

[7]  Shoji Kawahito,et al.  Multiwave computing circuits using integrated opto-electronic devices , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[8]  Tadashi Shibata,et al.  Neuron MOS winner-take-all circuit and its application to associative memory , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[9]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .

[10]  Michitaka Kameyama,et al.  A 1.5 V-supply 200 MHz pipelined multiplier using multiple-valued current-mode MOS differential logic circuits , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.