A design methodology to enable sampling PLLs to synthesise fractional-N frequencies

A novel design methodology is proposed to enable sampling phase-locked loops (SPLL) to synthesise fractional-N frequencies. To date, SPLL can only generate integer-N frequencies. The benefit is that the proposed SPLL has the advantages of both fractional-N PLL and SPLL, such as the faster frequency switching, a smaller phase jump and a larger loop gain. Since the frequency divider can be omitted in SPLL, the associated phase noise, power and hardware consumption can be ignored. Also, the design work is simplified, since the complex multi-phase frequency divider is not needed in the proposed SPLL.

[1]  Chun-Huat Heng,et al.  A 1.8-GHz CMOS fractional-N frequency synthesizer with randomized multiphase VCO , 2003 .

[2]  Siamak Delshadpour,et al.  A Spur Elimination Technique for Phase Interpolation-Based Fractional-$N$ PLLs , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[4]  Věnceslav F Kroupa.  Frequency synthesis; theory, design & applications , 1973 .

[5]  R. Gu,et al.  Fractional-N phase locked loop design and applications , 2007, 2007 7th International Conference on ASIC.

[6]  Marissa Condon,et al.  Comparative study of the MASH digital delta-sigma modulators , 2009, 2009 Ph.D. Research in Microelectronics and Electronics.

[7]  B. Nauta,et al.  A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by $N ^{2}$ , 2009, IEEE Journal of Solid-State Circuits.

[8]  Beomsup Kim,et al.  A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[9]  T. Riley,et al.  Delta-sigma modulation in fractional-N frequency synthesis , 1993 .

[10]  Marissa Condon,et al.  Design Methodology for a Maximum Sequence Length MASH Digital Delta-Sigma Modulator , 2009 .

[11]  M.P. Kennedy,et al.  Comments on the effectiveness of the Szabo and Kolumban solution to false lock in sampling PLL frequency synthesizer , 2005, Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005..