论文信息 - Testing high-speed, large scale implementation of SerDes I/Os on chips used in throughput computing systems

Testing high-speed, large scale implementation of SerDes I/Os on chips used in throughput computing systems

Throughput computing requires chip I/O bandwidth of the order of Tbits/sec which can be met by high speed, large scale implementation of SerDes I/Os (serial/deserial differential I/Os with clock embedded in data stream). The traditional test philosophy and existing ATE do not meet the challenges of testing chip interfaces with few hundreds of I/Os operating at multi-Gbps. In this paper, we present the test challenges and describe on-chip DFT modes and new ATE directions for chip level characterization and test of such interfaces used in throughput computing chip sets

Graham Hetherington | Ishwar Parulkar | Iain Robertson | Tom Leslie | Ronald Lesnikoski

[1] Dawei Huang,et al. Testing throughput computing interconnect topologies with Tbits/sec bandwidth in manufacturing and in field , 2005, IEEE International Conference on Test, 2005..

[2] T. M. Mak,et al. Elimination of traditional functional testing of interface timings at intel , 2003 .

[3] Thomas P. Warwick,et al. High speed digital transceivers: A challenge for manufacturing , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[4] Yongming Cai,et al. Digital serial communication device testing and its implications on automatic test equipment architecture , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[5] Marc Tremblay,et al. High-performance throughput computing , 2005, IEEE Micro.

[6] N. Udaya Shankar. Test challenges for SONET/SDH physical layer OC3 devices and beyond , 2001 .

[7] T. M. Mak,et al. Elimination of traditional functional testing of interface timings at intel , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[8] Richard Simpson,et al. Circular bist testing the digital logic within a high speed serdes , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[9] Kunle Olukotun,et al. Niagara: a 32-way multithreaded Sparc processor , 2005, IEEE Micro.

[10] André Ivanov,et al. Yield, overall test environment timing accuracy, and defect level trade-offs for high-speed interconnect device testing , 2003, 2003 Test Symposium.