21.6 A Sub-6GHz 5G New Radio RF Transceiver Supporting EN-DC with 3.15Gb/s DL and 1.27Gb/s UL in 14nm FinFET CMOS

To carry on the explosion of mobile data traffic, cellular networks have evolved to enhance air capacity with emerging 5G New Radio (NR) technologies. Thanks to carrier aggregation (CA) and advanced-MIMO techniques, the NR devices can attain up to several Gb/s peak data-rate. The demand of high bandwidth has created a need for exploring high-frequency spectrum over 3GHz, while sustaining legacy LTE bands for LTE-NR dual connectivity (EN-DC). Since User Equipment (UE) requires small form-factor and low power consumption, a single-chip RF transceiver is essential to cover both NR and legacy protocols, simultaneously. This paper demonstrates an integrated CMOS RFIC that supports multimode and multiband applications including all the legacy 2G, 3G, 4G and stand-alone/non-stand-alone sub-6GHz 5G NR features.

[1]  Thomas Byunghak Cho,et al.  An RF receiver for multi-band inter- and intra-band carrier aggregation , 2016, 2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[2]  Qing Liu,et al.  A 1.4-to-2.7GHz high-efficiency RF transmitter with an automatic 3FLO-suppression tracking-notch-filter mixer supporting HPUE in 14nm FinFET CMOS , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[3]  Dae Hyun Kwon,et al.  13.3 A SAW-less reconfigurable multimode transmitter with a voltage-mode harmonic-reject mixer in 14nm FinFET CMOS , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[4]  Sangwook Han,et al.  24.8 A 14nm fractional-N digital PLL with 0.14psrms jitter and −78dBc fractional spur for cellular RFICs , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[5]  Manel Collados,et al.  7.3 A 40nm low-power transceiver for LTE-A Carrier Aggregation , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[6]  Maryam Rofougaran,et al.  9.1 A 13mm2 40nm multiband GSM/EDGE/HSPA+/TDSCDMA/LTE transceiver , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[7]  Eric A. M. Klumperink,et al.  A 2.2GHz 7.6mW sub-sampling PLL with −126dBc/Hz in-band phase noise and 0.15psrms jitter in 0.18µm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.