High-Throughput LDPC-Decoder Architecture Using Efficient Comparison Techniques & Dynamic Multi-Frame Processing Schedule

This paper presents architecture of block-level-parallel layered decoder for irregular LDPC code. It can be reconfigured to support various block lengths and code rates of IEEE 802.11n (WiFi) wireless-communication standard. We have proposed efficient comparison techniques for both column and row layered schedule and rejection-based high-speed circuits to compute the two minimum values from multiple inputs required for row layered processing of hardware-friendly min-sum decoding algorithm. The results show good speed with lower area as compared to state-of-the-art circuits. Additionally, this work proposes dynamic multi-frame processing schedule which efficiently utilizes the layered-LDPC decoding with minimum pipeline stages. The suggested LDPC-decoder architecture has been synthesized and post-layout simulated in 90 nm-CMOS process. This decoder occupies 5.19 mm2 area and supports multiple code rates like 1/2, 2/3, 3/4 & 5/6 as well as block-lengths of 648, 1296 & 1944. At a clock frequency of 336 MHz, the proposed LDPC-decoder has achieved better throughput of 5.13 Gbps and energy efficiency of 0.01 nJ/bits/iterations, as compared to the similar state-of-the-art works.

[1]  Nicolas Planes,et al.  Ultra-wide body-bias range LDPC decoder in 28nm UTBB FDSOI technology , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  Gerald E. Sobelman,et al.  A Reduced-Complexity Architecture for LDPC Layered Decoding Schemes , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  An Pan,et al.  Programmable Architecture for Flexi-Mode QC-LDPC Decoder Supporting Wireless LAN/MAN Applications and Beyond , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Joseph R. Cavallaro,et al.  A low-power 1-Gbps reconfigurable LDPC decoder design for multiple 4G wireless standards , 2008, 2008 IEEE International SOC Conference.

[5]  Xu Chen,et al.  A layered QC-LDPC decoder architecture for high speed communication system , 2012, 2012 IEEE Asia Pacific Conference on Circuits and Systems.

[6]  Frank Kienle,et al.  Low Complexity LDPC Code Decoders for Next Generation Standards , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[7]  Borivoje Nikolic,et al.  LDPC decoder architecture for high-data rate personal-area networks , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[8]  Gwan S. Choi,et al.  A Parallel VLSI Architecture for Layered Decoding for Array LDPC Codes , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[9]  Joseph R. Cavallaro,et al.  Efficient hardware implementation of a highly-parallel 3GPP LTE/LTE-advance turbo decoder , 2011, Integr..

[10]  Luca Fanucci,et al.  Low-Complexity Architectures of a Decoder for IEEE 802.16e LDPC Codes , 2007, 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007).

[11]  Xiao Peng,et al.  A sorting-based architecture of finding the first two minimum values for LDPC decoding , 2010, 2011 IEEE 7th International Colloquium on Signal Processing and its Applications.

[12]  David Declercq,et al.  A low-cost parallel scalable FPGA architecture for regular and irregular LDPC decoding , 2006, IEEE Transactions on Communications.

[13]  Joseph R. Cavallaro,et al.  A Flexible LDPC/Turbo Decoder Architecture , 2011, J. Signal Process. Syst..

[14]  Simon Litsyn,et al.  Convergence Analysis of Serial Message-Passing Schedules for LDPC Decoding , 2006 .

[15]  Shyh-Jye Jou,et al.  Design of a Multimode QC-LDPC Decoder Based on Shift-Routing Network , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Yeong-Luh Ueng,et al.  Processing-Task Arrangement for a Low-Complexity Full-Mode WiMAX LDPC Codec , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[18]  Gwan S. Choi,et al.  Multi-Rate Layered Decoder Architecture for Block LDPC Codes of the IEEE 802.11n Wireless Standard , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[19]  Zhongfeng Wang,et al.  Reduced-complexity column-layered decoding and implementation for LDPC codes , 2011, IET Commun..

[20]  M.B. Srinivas,et al.  Efficient design of 32-bit comparator using carry look-ahead logic , 2007, 2007 IEEE Northeast Workshop on Circuits and Systems.

[21]  Luca Gaetano Amarù,et al.  High Speed Architectures for Finding the First two Maximum/Minimum Values , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Philippe Flatresse,et al.  27.7 A scalable 1.5-to-6Gb/s 6.2-to-38.1mW LDPC decoder for 60GHz wireless networks in 28nm UTBB FDSOI , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[23]  Po-Hsun Cheng,et al.  Improvement on a block-serial fully-overlapped QC-LDPC decoder for IEEE 802.11n , 2014, 2014 IEEE International Conference on Consumer Electronics (ICCE).

[24]  Huang-Chang Lee,et al.  An Efficient Multi-Standard LDPC Decoder Design Using Hardware-Friendly Shuffled Decoding , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  Chin-Long Wey,et al.  Algorithms of Finding the First Two Minimum Values and Their Hardware Implementation , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[26]  Frank R. Kschischang,et al.  Block-Interlaced LDPC Decoders With Reduced Interconnect Complexity , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[27]  Joseph R. Cavallaro,et al.  Multi-layer parallel decoding algorithm and vlsi architecture for quasi-cyclic LDPC codes , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[28]  Guido Masera,et al.  VLSI Implementation of a Multi-Mode Turbo/LDPC Decoder Architecture , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.