Design and Emulation of All-Digital Phase-Locked Loop on FPGA

This paper demonstrates the design and implementation of an all-digital phase-locked loop (ADPLL) on Field Programmable Gate Array (FPGA). It is useful as an emulation technique to show the feasibility and effectiveness of the ADPLL in the early design stage. A Δ - Σ modulator (DSM, Delta-Sigma Modulator)-based digitally controlled ring-oscillator (ring-DCO) design, which is fully synthesizable in Verilog HDL, is presented. This ring-DCO has fully digital control and fractional tuning range using the DSM. The ring-DCO does not contain library-specific cells and can be synthesized independently of the standard cell library, thus making the design portable and reducing the time required to fit for different semiconductor processes considerably. Implemented ring-DCO has a wide tuning range and high-frequency resolution which meet the demands of system-level integration. The ADPLL implemented in this work has the characteristics of design flexibility, a wide range of working frequency from 120 MHz to 300 MHz, and a fast response for achieving a locked state. The proposed ADPLL can be easily ported to different processes in a short time. The design adaptation cost is limited to adjustment of loop parameters in the code. Thus, it can reduce the design time and design complexity of the ADPLL, making it very suitable for System-on-Chip (SoC) applications.

[1]  Toshimasa Matsuoka,et al.  Analytical design of a 0.5V 5GHz CMOS LC-VCO , 2009, IEICE Electron. Express.

[2]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[3]  Toshimasa Matsuoka,et al.  A Design of 0.7-V 400-MHz All-Digital Phase-Locked Loop for Implantable Biomedical Devices , 2016, IEICE Trans. Electron..

[4]  E. Charbon,et al.  A 19.6 ps, FPGA-Based TDC With Multiple Channels for Open Source Applications , 2013, IEEE Transactions on Nuclear Science.

[5]  Masayuki Inaba,et al.  NanoBridge-Based FPGA in High-Temperature Environments , 2017, IEEE Micro.

[6]  Masayuki Ikebe,et al.  Evaluation of Digitally Controlled PLL by Clock-Period Comparison , 2007, IEICE Trans. Electron..

[7]  Masanori Hashimoto,et al.  Via-Switch FPGA: Highly Dense Mixed-Grained Reconfigurable Architecture With Overlay Via-Switch Crossbars , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Peter Zipf,et al.  An FPGA-Based Linear All-Digital Phase-Locked Loop , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Pavan Kumar Hanumolu,et al.  A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Toshimasa Matsuoka,et al.  Low-Voltage Wireless Analog CMOS Circuits toward 0.5 V Operation , 2010, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[11]  Jun Deguchi,et al.  A −104dBc/Hz in-band phase noise 3GHz all digital PLL with phase interpolation based hierarchical time to digital convertor , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[12]  Mark Van Paemel,et al.  Analysis of a charge-pump PLL: a new model , 1994, IEEE Trans. Commun..

[13]  Poras T. Balsara,et al.  Event-driven Simulation and modeling of phase noise of an RF oscillator , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Mitchell D. Trott,et al.  A modeling approach for ΣΔ fractional-N frequency synthesizers allowing straightforward noise analysis , 2002, IEEE J. Solid State Circuits.

[15]  B.-S. Song,et al.  A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order /spl Delta//spl Sigma/ modulator , 2000, IEEE Journal of Solid-State Circuits.

[16]  Toshimasa Matsuoka,et al.  A Design of 0.7-V 400-MHz Digitally-Controlled Oscillator , 2015, IEICE Trans. Electron..

[17]  E. Hegazi,et al.  23.4 A Filtering Technique to Lower Oscillator Phase Noise , 2008 .

[18]  Tao Wang,et al.  0.5-V 5.6-GHz CMOS Receiver Subsystem , 2009 .

[19]  T. Riley,et al.  Delta-sigma modulation in fractional-N frequency synthesis , 1993 .

[20]  Toshimasa Matsuoka,et al.  ANALYSIS OF A CONTROLLER-BASED ALL-DIGITAL PHASE-LOCKED LOOP , 2015 .

[21]  O. Moreira-Tamayo,et al.  All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.