Logic Foundry: A Rapid Prototyping Tool for FPGA-based DSP Systems

We introduce the Logic Foundry, a system for the rapid creation and integration of FPGA-based digital signal processing systems. Recognizing that some of the greatest challenges in creating FPGA-based systems occur in the integration of the various components, we have proposed a system that targets the following four areas of integration: design flow integration, component integration, platform integration, and software integration. Using the Logic Foundry, a system can be easily specified, and then automatically constructed and integrated with system level software. A large number of system development and integration companies, labs, and government agencies (hereafter referred to as “the community”) exist that have traditionally produced digital signal processing applications requiring rapid development and deployment as well as ongoing design flexibility. These applications are generally low-volume and frequently specific to defense and government requirements. This task has generally been performed by software applications on general-purpose computers. Often these generalpurpose solutions are not adequate for the processing requirements of the applications and the designers have been forced to employ solutions involving special-purpose hardware acceleration capabilities. These special-purpose hardware accelerators come at a significant cost. The community does not possess the large infrastructure or volume requirements necessary to produce or maintain special-purpose hardware. Additionally, the investment made in integrating special-purpose hardware makes technology migration difficult in an environment where utilization of leading-edge technology is critical and often pioneered. R ecent improvements in Field Programmable Gate Array technology have made FPGA’s a viable platform for the development of special-purpose digital signal processing hardware [1], while still allowing design flexibility and the promise of design migration to future technologies [2]. Many entities within the community are eyeing FPGA-based platforms as a way to provide rapidly deployable, flexible, and portable hardware solutions. Introducing FPGA components into DSP system implementations creates an assortment of challenges across system architecture and logic design. Where system architects may be available, skilled logic designers

[1]  Wolfgang Rosenstiel,et al.  System Level Design Using the SystemC Modeling Platform , 2001 .

[2]  Luciano Lavagno,et al.  Hardware-software co-design of embedded systems: the POLIS approach , 1997 .

[3]  John J. Granacki,et al.  DEFACTO: A Design Environment for Adaptive Computing Technology , 1999, IPPS/SPDP Workshops.

[4]  Rochit Rajsuman.  System-on-a-Chip , 2000 .

[5]  Ray Andraka,et al.  Digital Radio High Performance Digital Down-Converters for FPGAs , 2001 .

[6]  R. T. Olay.  Xilinx XtremeDSP Initiative Meets the Demand for Extreme Performance and Flexibility , 2001 .

[7]  M. Engels,et al.  Grape-II: A System-Level Prototyping Environment for DSP Applications , 1995, Computer.

[8]  Grant Martin,et al.  Surviving the SOC Revolution: A Guide to Platform-Based Design , 1999 .

[9]  Eric K. Pauer,et al.  Algorithm analysis and mapping environment for adaptive computing systems (poster abstract) , 2000, FPGA '00.

[10]  Edward A. Lee,et al.  A code generation framework for Java component-based designs , 2000, CASES '00.

[11]  Shuvra S. Bhattacharyya,et al.  Hardware/Software Co-synthesis of DSP Systems , 2000 .

[12]  Brad L. Hutchings,et al.  JHDL-an HDL for reconfigurable systems , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[13]  G. Spivey.  EP3: An extensible Perl preprocessor , 1998, Proceedings International Verilog HDL Conference and VHDL International Users Forum.

[14]  Edward A. Lee,et al.  A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem , 1994, Third International Workshop on Hardware/Software Codesign.

[15]  Steve Kubica,et al.  Cantata: visual programming environment for the Khoros system , 1995, COMG.

[16]  Damian Conway.  Object Oriented Perl , 2000 .

[17]  Pierre Bricaud,et al.  Reuse methodology manual for system-on-chip designs , 1998 .

[18]  Alok N. Choudhary,et al.  MATCH: A MATLAB Compiler For Configurable Computing Systems , 1999 .

[19]  Edward A. Lee,et al.  Ptolemy: A Framework for Simulating and Prototyping Heterogenous Systems , 2001, Int. J. Comput. Simul..

[20]  Uwe Meyer-Baese,et al.  Digital Signal Processing with Field Programmable Gate Arrays , 2001 .

[21]  Shuvra S. Bhattacharyya,et al.  Embedded Multiprocessors: Scheduling and Synchronization , 2000 .

[22]  Gary Spivey.  MEADE: A Modular, Extensible, Adaptable Design Environment for ASIC and FPGA Development , 1999 .

[23]  Chandra Tan,et al.  Automatic Mapping of Khoros-based Applications to Adaptive Computing Systems , 1999 .

[24]  Rochit Rajsuman.  System-On-A-Chip: Design and Test , 2000 .

[25]  Robert Parker,et al.  Reconfigurable Architectures for System Level Applications of Adaptive Computing , 2000, VLSI Design.

[26]  Jean A. Peperstraete,et al.  Cycle-static dataflow , 1996, IEEE Trans. Signal Process..

[27]  Eric K. Pauer,et al.  Algorithm analysis and mapping environment for adaptive computing systems: further results , 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375).

[28]  Luciano Lavagno,et al.  Hardware-Software Co-Design of Embedded Systems , 1997 .