Optical Inspection and Attacks

[1]  Rosa Rodríguez Montañés,et al.  Backside polishing detector: a new protection against backside attacks , 2015 .

[2]  Boris Skoric,et al.  Read-Proof Hardware from Protective Coatings , 2006, CHES.

[3]  Ross J. Anderson,et al.  Optical Fault Induction Attacks , 2002, CHES.

[4]  Jean-Pierre Seifert,et al.  Key Extraction Using Thermal Laser Stimulation , 2018, IACR Transactions on Cryptographic Hardware and Embedded Systems.

[5]  Haoting Shen,et al.  Nanopyramid: An Optical Scrambler Against Backside Probing Attacks , 2018, ISTFA 2018: Conference Proceedings from the 44th International Symposium for Testing and Failure Analysis.

[6]  Mark Mohammad Tehranipoor,et al.  Security vulnerability analysis of design-for-test exploits for asset protection in SoCs , 2017, 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC).

[7]  Jean-Pierre Seifert,et al.  On the Power of Optical Contactless Probing: Attacking Bitstream Encryption of FPGAs , 2017, CCS.

[8]  Waleed Khalil,et al.  Defense-in-Depth: A Recipe for Logic Locking to Prevail , 2019, Integr..

[9]  Jean-Pierre Seifert,et al.  Simple Photonic Emission Analysis of AES - Photonic Side Channel Analysis for the Rest of Us , 2012, CHES.

[10]  David P. Vallett,et al.  Picosecond imaging circuit analysis , 1998, IBM J. Res. Dev..

[11]  Mario J. Paniccia,et al.  Laser voltage probe (LVP): a novel optical probing technology for flip-chip packaged microprocessors , 1999, Proceedings of the 1999 7th International Symposium on the Physical and Failure Analysis of Integrated Circuits (Cat. No.99TH8394).

[12]  R. Wong,et al.  Single-Event Tolerant Flip-Flop Design in 40-nm Bulk CMOS Technology , 2011, IEEE Transactions on Nuclear Science.

[13]  Jean-Pierre Seifert,et al.  Differential Photonic Emission Analysis , 2013, COSADE.

[14]  Stephan Borel,et al.  A Novel Structure for Backside Protection Against Physical Attacks on Secure Chips or SiP , 2018, 2018 IEEE 68th Electronic Components and Technology Conference (ECTC).

[15]  Assia Tria,et al.  Increasing the efficiency of laser fault injections using fast gate level reverse engineering , 2014, 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[16]  Franco Stellari,et al.  Revealing SRAM memory content using spontaneous photon emission , 2016, 2016 IEEE 34th VLSI Test Symposium (VTS).

[17]  Swarup Bhunia,et al.  ArtiFact: Architecture and CAD Flow for Efficient Formal Verification of SoC Security Policies , 2018, 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[18]  Nidish Vashistha,et al.  Is Backside the New Backdoor in Modern SoCs?: Invited Paper , 2019, 2019 IEEE International Test Conference (ITC).

[19]  M. Green,et al.  Optical properties of intrinsic silicon at 300 K , 1995 .

[20]  C. Boit,et al.  From IC debug to hardware security risk: The power of backside access and optical interaction , 2016, 2016 IEEE 23rd International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA).

[21]  Alan Purvis,et al.  Fault tolerant quadded logic cell structure with built-in adaptive time redundancy. , 2014 .

[22]  Heiko Lohrke,et al.  Visible light techniques in the FinFET era: Challenges, threats and opportunities , 2017, 2017 IEEE 24th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA).

[23]  Michael Hutter,et al.  Optical Fault Attacks on AES: A Threat in Violet , 2009, 2009 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC).

[24]  Bruce Cory,et al.  Scan chain failure analysis using laser voltage imaging , 2010, Microelectron. Reliab..

[25]  Jean-Pierre Seifert,et al.  PUFMon: Security monitoring of FPGAs using physically unclonable functions , 2017, 2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS).

[26]  Makoto Nagata,et al.  Ring Oscillator under Laser: Potential of PLL-based Countermeasure against Laser Fault Injection , 2016, 2016 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC).

[27]  Jean-Pierre Seifert,et al.  Key Extraction using Thermal Laser Stimulation: A Case Study on Xilinx Ultrascale FPGAs , 2018, IACR Cryptol. ePrint Arch..

[28]  Ulrike Kindereit,et al.  Fundamentals and future applications of Laser Voltage Probing , 2014, 2014 IEEE International Reliability Physics Symposium.

[29]  Jean-Pierre Seifert,et al.  Emission Analysis of Hardware Implementations , 2014, 2014 17th Euromicro Conference on Digital System Design.

[30]  Jean-Pierre Seifert,et al.  Photonic Side-Channel Analysis of Arbiter PUFs , 2016, Journal of Cryptology.

[31]  Navid Asadizanjani,et al.  Backside Security Assessment of Modern SoCs , 2019, 2019 20th International Workshop on Microprocessor/SoC Test, Security and Verification (MTV).

[32]  Jean-Pierre Seifert,et al.  Laser Fault Attack on Physically Unclonable Functions , 2015, 2015 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC).

[33]  Christian Boit,et al.  Security Risks Posed by Modern IC Debug and Diagnosis Tools , 2013, 2013 Workshop on Fault Diagnosis and Tolerance in Cryptography.

[34]  Ujjwal Guin,et al.  ATPG-Guided Fault Injection Attacks on Logic Locking , 2020, 2020 IEEE Physical Assurance and Inspection of Electronics (PAINE).

[35]  Fabrizio Lombardi,et al.  A Fault-Tolerant Technique Using Quadded Logic and Quadded Transistors , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.