In this chapter we will detail the key advantages of Body-Bias for digital design. As Body-Bias modulates the transistors’ VT, it enables higher Ion at the expense of higher Ioff. This design tuning knob can be used to either increase yield (more dies within design specifications), or to extend the operating performance (with lower voltage, higher speed, or lower power). Increased yield can be brought directly by die acceleration, while indirect leakage gains can be obtained through increased transistor drive of slowest transistors at slowest process corner. Similarly, indirect dynamic power reduction can be obtained thanks to lower operating voltage. As some of these gains require trade-off, such as increased speed at low temperature vs. higher leakage at maximum temperature, the circuit architect can either find the best trade-off between these aspects and/or implement system operating modes. This chapter describes how to modulate the Body-Bias (i.e., the bias law and the bias limits) from a design perspective to take full advantage of this tuning capability.
[1]
David Bol,et al.
8.4 A 0.33V/-40°C process/temperature closed-loop compensation SoC embedding all-digital clock multiplier and DC-DC converter exploiting FDSOI 28nm back-gate biasing
,
2015,
2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.
[2]
Sylvain Clerc,et al.
30% static power improvement on ARM Cortex®-A53 using static Biasing-Anticipation
,
2016,
2016 46th European Solid-State Device Research Conference (ESSDERC).
[3]
Gilles Sicard,et al.
A 45nm CMOS 0.35v-optimized standard cell library for ultra-low power applications
,
2009,
ISLPED.
[4]
Robin Wilson,et al.
A 3 GHz Dual Core Processor ARM Cortex TM -A9 in 28 nm UTBB FD-SOI CMOS With Ultra-Wide Voltage Range and Energy Efficiency Optimization
,
2014,
IEEE Journal of Solid-State Circuits.