Developing a 0.18-micron CMOS process

The authors discuss ways to develop certain modules that are required to generate a new generation of devices and meet targeted goals. They also introduce the integration of low-k material to improve IMD parasitic capacitance.