A Case for Interval Hardware on Superscalar Processors

Interval arithmetic provides an efficient method for monitoring errors in numerical computations, and can provide solutions to problems that cannot be efficiently solved with traditional floating point arithmetic. Although several software tools for interval arithmetic have been developed, these tools have performance limitations due to a lack of hardware support for interval arithmetic.

[1]  Michael J. Schulte,et al.  A combined interval and floating point multiplier , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).

[2]  D. B. Davis,et al.  Sun Microsystems Inc. , 1993 .

[3]  M. Slater.  The future of microprocessors , 1996 .

[4]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[5]  James E. Smith,et al.  Trace Processors: Moving to Fourth-Generation Microarchitectures , 1997, Computer.

[6]  David L Weaver,et al.  The SPARC architecture manual : version 9 , 1994 .

[7]  Todd M. Austin,et al.  The SimpleScalar tool set, version 2.0 , 1997, CARN.

[8]  George F. Corliss.  Industrial Applications of Interval Techniques , 1990, Computer Arithmetic and Self-Validating Numerical Methods.

[9]  Gurindar S. Sohi,et al.  Instruction issue logic for high-performance, interruptable pipelined processors , 1987, ISCA '98.

[10]  Earl E. Swartzlander,et al.  A processor for staggered interval arithmetic , 1995, Proceedings The International Conference on Application Specific Array Processors.

[11]  Michael J. Schulte.  Hardware interval multipliers , 1996, RITA.