Critical Path Tracing - An Alternative to Fault Simulation

We present an alternative to fault simulation, referred to as critical path tracing, that determines the faults detected by a set of tests using a backtracing algorithm starting at the primary outputs of a circuit. Critical path tracing is an approximate method, but the approximations introduced occur seldom and do not affect its usefulness. This method is more efficient than conventional fault simulation.

[1]  Akihiko Yamada,et al.  AUTOMATIC SYSTEM LEVEL TEST GENERATION AND FAULT LOCATION FOR LARGE DIGITAL SYSTEMS , 1978, DAC '78.

[2]  Prabhakar Goel,et al.  PODEM-X: An Automatic Test Generation System for VLSI Logic Structures , 1981, 18th Design Automation Conference.

[3]  D. C. King Diagnosis and reliable design of digital systems , 1977 .

[4]  John A. Waicukauski,et al.  Fault Diagnosis in an LSSD Environment , 1981, ITC.

[5]  J. Paul Roth,et al.  Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits , 1967, IEEE Trans. Electron. Comput..

[6]  Robert E. Beaudoin,et al.  Structured Trace Diagnosis for LSSD Board Testing -- An Alternative to Full Fault Simulated Diagnosis , 1981, 18th Design Automation Conference.

[7]  P. Goel Test Generation Costs Analysis and Projections , 1980, 17th Design Automation Conference.

[8]  T. Fukui,et al.  Automatic System Level Test a Fault Location for Large Digital Systems , 1978, 15th Design Automation Conference.

[9]  Füsun Özgüner,et al.  9-V Algorithm for Test Pattern Generation of Combinational Digital Circuits , 1978, IEEE Transactions on Computers.

[10]  Melvin A. Breuer,et al.  Diagnosis and Reliable Design of Digital Systems , 1977 .

[11]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[12]  David T. Wang An Algorithm for the Generation of Test Sets for Combinational Logic Networks , 1975, IEEE Transactions on Computers.

[13]  Prabhakar Goel Test generation costs analysis and projections , 1980, DAC '80.