Reconfigurable Design of Pipelined CORDIC Processor for Digital Sine-Cosine

Digital sine and cosine waves have been used in countless applications in the field of vector rotated Digital Signal Processing (DSP). The COordinate Rotation DIgital Computer (CORDIC) algorithm has become very popular due to its simplicity in catering to almost perfect digital sine and cosine waveforms during modulation and demodulation processes in DSP modules. In this paper, we have presented the design of pipelined architecture for the computation of flexible and scalable digital Sine and Cosine values using the CORDIC algorithm. The design of an application-specific CORDIC processor in circular rotation mode gives high system throughput due to pipelined architecture by reducing latency in each individual pipelined stage. Saving area on FPGA is essential to the design of pipelined CORDIC and can be achieved through optimizing the number of micro rotations. The computed quantization error is also minimized using a required number of iterations. The design has been synthesized and implemented on a Xilinx Spartan 3 device using 10.1 ISE design tool suite and results are shown and discussed.

[1]  Brajesh Kumar Kaushik,et al.  VLSI Architecture Design and Implementation for Application Specific CORDIC Processor , 2010, 2010 International Conference on Advances in Recent Technologies in Communication and Computing.

[2]  R. Cumplido,et al.  Pipelined CORDIC Design on FPGA for a Digital Sine and Cosine Waves Generator , 2006, 2006 3rd International Conference on Electrical and Electronics Engineering.

[3]  Earl E. Swartzlander,et al.  Digit-pipelined direct digital frequency synthesis based on differential CORDIC , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Javier D. Bruguera,et al.  Very-High Radix CORDIC Rotation Based on Selection by Rounding , 2000, J. VLSI Signal Process..

[5]  Jinsang Kim,et al.  Low-power multiplierless DCT architecture using image correlation , 2004, IEEE Trans. Consumer Electron..

[6]  Supriya Aggarwal,et al.  Area-Time Efficient Scaling-Free CORDIC Using Generalized Micro-Rotation Selection , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Jack E. Volder.  The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..

[8]  Tze-Yun Sung.  Memory-efficient and high-speed split-radix FFT/IFFT processor based on pipelined CORDIC rotations , 2006 .

[9]  Richard M. Jiang,et al.  An Area-Efficient FFT Architecture for OFDM Digital Video Broadcasting , 2007, IEEE Transactions on Consumer Electronics.

[10]  Sang Yoon Park,et al.  CORDIC Designs for Fixed Angle of Rotation , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Vijayan K. Asari,et al.  A pipelined architecture for real-time correction of barrel distortion in wide-angle camera images , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[12]  Peter Nilsson,et al.  Power reductions in unrolled CORDIC architectures , 2011, 2011 20th European Conference on Circuit Theory and Design (ECCTD).

[13]  Y.H. Hu,et al.  CORDIC-based VLSI architectures for digital signal processing , 1992, IEEE Signal Processing Magazine.

[14]  O.A. Alim,et al.  FPGA implementation for an optimized CORDIC module for OFDM system , 2008, 2008 International Conference on Computer Engineering & Systems.