A CMOS voltage-controlled floating circuit with temperature compensated

A CMOS voltage-controlled floating resistance (VCFR) with a new approach for non-linearity terms cancellation and temperature compensated technique is presented. The achieved circuit uses 17 MOS transistors that operated in ohmic region and saturation region. It consists of the voltage attenuator, voltage subtraction and voltage inverting circuits. These circuits performed as a voltage dependent source that bias to an ohmic transistor. The nonlinearity terms and threshold voltage are cancelled in order to a linearity and temperature effect minimization. A first-order low-pass filter with tunable a cut-off frequency is proposed as an application for confirmed a realistic VCFR. The characteristics are including a high linearity and the temperature compensation. The results are carried out by PSpice.