A 65-nm Dual-Core Multithreaded Xeon® Processor With 16-MB L3 Cache
暂无分享,去创建一个
S. Tam | S. Rusu | H. Muljono | R. Varada | J. Chang | J. Stinson | B. Cherkauer | R.D. Limaye | J. Leung | S. Vora | J. Benoit | D. Ayers
[1] Feng Wang,et al. Cascaded PLL design for a 90nm CMOS high performance microprocessor , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[2] S. Tam,et al. Clock Generation and Distribution of a Dual-Core Xeon Processor with 16MB L3 Cache , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[3] Atila Alvandpour,et al. A sub-130-nm conditional keeper technique , 2002, IEEE J. Solid State Circuits.
[4] N. Vallepalli,et al. SRAM design on 65nm CMOS technology with integrated leakage reduction scheme , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).
[5] Hubert Kaeslin,et al. The Impact of Transistor Sizing on Power Efficiency in Submicron CMOS Circuits , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.
[6] E. Alon,et al. The implementation of a 2-core, multi-threaded itanium family processor , 2006, IEEE Journal of Solid-State Circuits.
[7] P. Bai,et al. A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 /spl mu/m/sup 2/ SRAM cell , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..