The Effect of the System Specification on the Optimal Selection of Clocked Storage Elements
暂无分享,去创建一个
[1] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .
[2] Ivan E. Sutherland,et al. Logical effort: designing for speed on the back of an envelope , 1991 .
[3] Hector Sanchez,et al. A 2.2 W, 80 MHz superscalar RISC microprocessor , 1994 .
[4] Vladimir Stojanovic,et al. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.
[5] Y. Suzuki,et al. Clocked CMOS calculator circuitry , 1973 .
[6] Robert W. Brodersen,et al. Analysis and design of low-energy flip-flops , 2001, ISLPED '01.
[7] V.G. Oklobdzija,et al. A test circuit for measurement of clocked storage element characteristics , 2004, IEEE Journal of Solid-State Circuits.
[8] Harold S. Stone,et al. A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations , 1973, IEEE Transactions on Computers.
[9] E. You,et al. A third-generation SPARC V9 64-b microprocessor , 2000, IEEE Journal of Solid-State Circuits.
[10] F. Klass. Semi-dynamic and dynamic flip-flops with embedded logic , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).
[11] Vojin G. Oklobdzija,et al. Energy-Delay Space Analysis for Clocked Storage Elements Under Process Variations , 2006, PATMOS.
[12] Bart R. Zeydel,et al. Energy optimization of pipelined digital systems using circuit sizing and supply scaling , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[13] Victor V. Zyuban. Optimization of scannable latches for low energy , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[14] Vojin G. Oklobdzija. Clocking and clocked storage elements in a multi-gigahertz environment , 2003, IBM J. Res. Dev..
[15] Victor V. Zyuban,et al. Unified methodology for resolving power-performance tradeoffs at the microarchitectural and circuit levels , 2002, ISLPED '02.
[16] Krste Asanovic,et al. Load-sensitive flip-flop characterizations , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.
[17] J. Tschanz,et al. Comparative delay and energy of single edge-triggered and dual edge-triggered pulsed flip-flops for high-performance microprocessors , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).
[18] V.G. Oklobdzija,et al. A clock skew absorbing flip-flop , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[19] Michael Gschwind,et al. Integrated analysis of power and performance for pipelined microprocessors , 2004, IEEE Transactions on Computers.
[20] Vladimir Stojanovic,et al. Digital System Clocking: High-Performance and Low-Power Aspects , 2003 .