Single event double node upset tolerance in MOS/spintronic sequential and combinational logic circuits

Abstract Spin-transfer torque random access memory (STT-RAM) is an emerging storage technology that is considered widely thanks to its attractive features such as low power consumption, nonvolatility, scalability and high density. STT-RAMs are comprised of a hybrid design of CMOS and spintronic units. Magnetic tunnel junction (MTJ) as the basic element of such hybrid technology is inherently robust against radiation induced faults. However, the peripheral CMOS component for sensing the resistance of the MTJs are prone to be affected by energetic particles. This paper proposes low power, nonvolatile and radiation hardened latch and lookup table circuits based on hybrid CMOS/MTJ technology for the next generation integrated circuit devices. Simulation results revealed that, the proposed circuits are fully robust against single event upsets (SEU) and also single event double node upsets (SEDU) that are of the main reliability challenging issues in current sub-nanometer CMOS technologies.

[1]  J. C. Sloncxewski.  Current-driven excitation of magnetic multilayers , 2003 .

[2]  Eric Belhaire,et al.  Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit , 2009, TECS.

[3]  B. Dieny,et al.  Radiation Hardened MRAM-Based FPGA , 2013, IEEE Transactions on Magnetics.

[4]  Janak H. Patel,et al.  A logic-level model for /spl alpha/-particle hits in CMOS circuits , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.

[5]  H. Ohno,et al.  Tunnel magnetoresistance of 604% at 300K by suppression of Ta diffusion in CoFeB∕MgO∕CoFeB pseudo-spin-valves annealed at high temperature , 2008 .

[6]  Mehdi Baradaran Tahoori,et al.  Energy efficient partitioning of dynamic reconfigurable MRAM-FPGAs , 2015, 2015 25th International Conference on Field Programmable Logic and Applications (FPL).

[7]  Weisheng Zhao,et al.  A radiation hardened hybrid spintronic/CMOS nonvolatile unit using magnetic tunnel junctions , 2014 .

[8]  Chris H. Kim,et al.  A technology-agnostic MTJ SPICE model with user-defined dimensions for STT-MRAM scalability studies , 2015, 2015 IEEE Custom Integrated Circuits Conference (CICC).

[9]  Bernard Dieny,et al.  Synchronous 8-bit Non-Volatile Full-Adder based on Spin Transfer Torque Magnetic Tunnel Junction , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Zhaohao Wang,et al.  Spintronics , 2015, ACM J. Emerg. Technol. Comput. Syst..

[11]  Mahdi Fazeli,et al.  Low cost soft error hardened latch designs for nano-scale CMOS technology in presence of process variation , 2013, Microelectron. Reliab..

[12]  H. Ohno,et al.  Six-input lookup table circuit with 62% fewer transistors using nonvolatile logic-in-memory architecture with series/parallel-connected magnetic tunnel junctions , 2012 .

[13]  M. Tabandeh,et al.  LOW COST CIRCUIT-LEVEL SOFT ERROR MITIGATION TECHNIQUES FOR COMBINATIONAL LOGIC , 2015 .

[14]  Keivan Navi,et al.  Design of energy-efficient and robust ternary circuits for nanotechnology , 2011, IET Circuits Devices Syst..

[15]  Claude Chappert,et al.  Hardening Techniques for MRAM-Based Nonvolatile Latches and Logic , 2012, IEEE Transactions on Nuclear Science.

[16]  Jacques-Olivier Klein,et al.  MRAM crossbar based configurable logic block , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[17]  Ramin Rajaei,et al.  Radiation-Hardened Design of Nonvolatile MRAM-Based FPGA , 2016, IEEE Transactions on Magnetics.

[18]  Mahdi Fazeli,et al.  Soft error rate estimation for Combinational Logic in Presence of Single Event Multiple Transients , 2014, J. Circuits Syst. Comput..

[19]  Bahar Asgari,et al.  Design of Robust SRAM Cells Against Single-Event Multiple Effects for Nanometer Technologies , 2015, IEEE Transactions on Device and Materials Reliability.

[20]  Huaguo Liang,et al.  High-performance, low-cost, and highly reliable radiation hardened latch design , 2016 .

[21]  Mahdi Fazeli,et al.  Soft Error-Tolerant Design of MRAM-Based Nonvolatile Latches for Sequential Logics , 2015, IEEE Transactions on Magnetics.

[22]  Lionel Torres,et al.  Non-volatile run-time field-programmable gate arrays structures using thermally assisted switching magnetic random access memories , 2010, IET Comput. Digit. Tech..