An incomplete scan design approach to test generation for sequential machines
暂无分享,去创建一个
Alberto L. Sangiovanni-Vincentelli | Srinivas Devadas | A. Richard Newton | Hi-Keung Tony Ma | A. Sangiovanni-Vincentelli | A. Newton | S. Devadas | Hi-Keung Tony Ma
[1] Shianling Wu,et al. A Sequential Circuit Test Generation System , 1985, ITC.
[2] John Grason,et al. RTG: Automatic Register Level Test Generator , 1985, DAC 1985.
[3] Ralph Marlett,et al. EBT: A Comprehensive Test Generation Technique for Highly Sequential Circuits , 1978, 15th Design Automation Conference.
[4] Thomas W. Williams,et al. A logic design structure for LSI testability , 1977, DAC '77.
[5] Robert K. Brayton,et al. Multi-level logic minimization using implicit don't cares , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Vishwani D. Agrawal,et al. A Complete Solution to The Partial Scan Problem , 1987 .
[7] Eric Lindbloom,et al. The Weighted Random Test-Pattern Generator , 1975, IEEE Transactions on Computers.
[8] Melvin A. Breuer. A Random and an Algorithmic Technique for Fault Detection Test Generation for Sequential Circuits , 1971, IEEE Transactions on Computers.
[9] Melvin A. Breuer,et al. Diagnosis and Reliable Design of Digital Systems , 1977 .
[10] Masahiko Kawamura,et al. Test generation by activation and defect-drive (TEGAD) , 1985, Integr..