Study on Single Flux Quantum Floating-Point Divider Based on Goldschmidt's Algorithm
暂无分享,去创建一个
[1] Miriam Leeser,et al. Area and performance tradeoffs in floating-point divide and square-root implementations , 1996, CSUR.
[2] Stuart F. Oberman,et al. Floating point division and square root algorithms and implementation in the AMD-K7/sup TM/ microprocessor , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).
[3] Akira Fujimaki,et al. Design and demonstration of SFQ pipelined multiplier , 2003 .
[4] Nobuyuki Yoshikawa,et al. Top-down RSFQ logic design based on a binary decision diagram , 2001 .
[5] Kazuyoshi Takagi,et al. Design and implementation of a pipelined 8 bit-serial single-flux-quantum microprocessor with cache memories , 2007 .
[6] N. Yoshikawa,et al. A High-Throughput Single-Flux Quantum Floating-Point Serial Divider Using the Signed-Digit Representation , 2009, IEEE Transactions on Applied Superconductivity.
[7] Akira Fujimaki,et al. A Novel Splitter with Four Fan-Outs for Ballistic Signal Distribution in Single-Flux-Quantum Circuits up to 50 Gb/s , 2006 .
[8] Robert E Goldschmidt,et al. Applications of division by convergence , 1964 .
[9] Shuichi Nagasawa,et al. Improvements in Fabrication Process for Nb-Based Single Flux Quantum Circuits in Japan , 2008, IEICE Trans. Electron..
[10] N. Takagi,et al. 4-bit Bit-Slice Arithmetic Logic Unit for 32-bit RSFQ Microprocessors , 2016, IEEE Transactions on Applied Superconductivity.
[11] N. Yoshikawa,et al. 20-GHz 8 $\times$ 8-bit Parallel Carry-Save Pipelined RSFQ Multiplier , 2013, IEEE Transactions on Applied Superconductivity.
[12] Kazuyoshi Takagi,et al. Design of single flux quantum cells for a 10-Nb-layer process , 2009 .
[13] Igor I Soloviev,et al. Beyond Moore’s technologies: operation principles of a superconductor alternative , 2017, Beilstein journal of nanotechnology.
[14] V. Semenov,et al. RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.
[15] N. Takagi,et al. 32 × 32-Bit 4-Bit Bit-Slice Integer Multiplier for RSFQ Microprocessors , 2017, IEEE Transactions on Applied Superconductivity.
[16] N. Yoshikawa,et al. 16-Bit Wave-Pipelined Sparse-Tree RSFQ Adder , 2013, IEEE Transactions on Applied Superconductivity.
[17] Takahiro Yamada,et al. Flexible Superconducting Passive Interconnects with 50-Gb/s Signal Transmissions in Single-Flux-Quantum Circuits , 2006 .
[18] Michael J. Flynn,et al. Implementing Division and Other Floating-Point Operations: A System Perspective , 1995 .
[19] Kazuyoshi Takagi,et al. High-Speed Demonstration of Bit-Serial Floating-Point Adders and Multipliers Using Single-Flux-Quantum Circuits , 2015, IEEE Transactions on Applied Superconductivity.
[20] N Takagi,et al. 100-GHz Single-Flux-Quantum Bit-Serial Adder Based on 10-${\rm kA/cm}^{2}$ Niobium Process , 2011, IEEE Transactions on Applied Superconductivity.
[21] Yuki Yamanashi,et al. Fully Functional Operation of Low-Power 64-kb Josephson-CMOS Hybrid Memories , 2017, IEEE Transactions on Applied Superconductivity.
[22] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .