论文信息 - P-minus substrate guard ring modeling for the purpose of noise isolation in CMOS substrates

P-minus substrate guard ring modeling for the purpose of noise isolation in CMOS substrates

This paper presents a compact model for p-minus substrate guard ring (psub GR) combined with p-plus guard ring (p+ GR) in lightly doped CMOS substrates. The model can be used to predict the noise suppression performance of psub GR in terms of S-parameters, which is useful for substrate noise mitigation in mixed-signal system-on-chips. The efficiency of the model has been validated by full wave electromagnetic simulation and the characteristic of the psub GR has been described.

Er-Ping Li | Xiao-Peng Yu | Le Zhang

[1] V. Liang,et al. psub guard ring design and modeling for the purpose of substrate noise isolation in the SOC era , 2005, IEEE Electron Device Letters.

[2] R. Holm. Electric contacts; theory and application , 1967 .

[3] Ke Zhang,et al. Modeling and Design Guidelines for ${\rm P}^{+}$ Guard Rings in Lightly Doped CMOS Substrates , 2013, IEEE Transactions on Electron Devices.

[4] T.H. Hubing,et al. The Electromagnetic Compatibility of Integrated Circuits—Past, Present, and Future , 2009, IEEE Transactions on Electromagnetic Compatibility.

[5] Sonia Ben Dhia,et al. Electromagnetic Compatibility of Integrated Circuits: Techniques for low emission and susceptibility , 2006 .

[6] F. Ingvarson,et al. Compact Spreading Resistance Model for Rectangular Contacts on Uniform and Epitaxial Substrates , 2007, IEEE Transactions on Electron Devices.

[7] Wen-Kuan Yeh,et al. Substrate noise-coupling characterization and efficient suppression in CMOS technology , 2004 .

[8] Michiel Steyaert,et al. EMC of Analog Integrated Circuits , 2009 .

[9] D. Cheng. Field and wave electromagnetics , 1983 .

[10] S. Vrudhula,et al. Statistical Timing Models for Large Macro Cells and IP Blocks Considering Process Variations , 2009, IEEE Transactions on Semiconductor Manufacturing.