A Fractional-N Reference Sampling PLL With Linear Sampler and CDAC Based Fractional Spur Cancellation
暂无分享,去创建一个
[1] Behzad Razavi,et al. Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level , 2020 .
[2] Ahmed Elkholy,et al. A 6.75–8.25-GHz −250-dB FoM Rapid ON/OFF Fractional-N Injection-Locked Clock Multiplier , 2018, IEEE Journal of Solid-State Circuits.
[3] Andreas Axholt,et al. A 28-nm FD-SOI 115-fs Jitter PLL-Based LO System for 24–30-GHz Sliding-IF 5G Transceivers , 2018, IEEE Journal of Solid-State Circuits.
[4] Fa Foster Dai,et al. An mm-Wave Synthesizer With Robust Locking Reference-Sampling PLL and Wide-Range Injection-Locked VCO , 2020, IEEE Journal of Solid-State Circuits.
[5] Eric A. M. Klumperink,et al. A 2.4-GHz 16-Phase Sub-Sampling Fractional-N PLL With Robust Soft Loop Switching , 2018, IEEE Journal of Solid-State Circuits.
[6] Eric A. M. Klumperink,et al. A High-Linearity Digital-to-Time Converter Technique: Constant-Slope Charging , 2015, IEEE Journal of Solid-State Circuits.
[7] Kenichi Okada,et al. A Fractional-N Sub-Sampling PLL using a Pipelined Phase-Interpolator With an FoM of -250 dB , 2016, IEEE Journal of Solid-State Circuits.
[8] Pei-Yuan Chiang,et al. A 28-nm 75-fsrms Analog Fractional- $N$ Sampling PLL With a Highly Linear DTC Incorporating Background DTC Gain Calibration and Reference Clock Duty Cycle Correction , 2019, IEEE Journal of Solid-State Circuits.
[9] Harish Krishnaswamy,et al. A dividerless reference-sampling RF PLL with −253.5dB jitter FOM and <-67dBc Reference Spurs , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).
[10] Bang-Sup Song,et al. A 1.8-GHz Spur-Cancelled Fractional-N Frequency Synthesizer With LMS-Based DAC Gain Calibration , 2006, IEEE Journal of Solid-State Circuits.
[11] Shinwoong Kim,et al. A 14-nm 0.14-psrms Fractional-N Digital PLL With a 0.2-ps Resolution ADC-Assisted Coarse/Fine-Conversion Chopping TDC and TDC Nonlinearity Calibration , 2017, IEEE Journal of Solid-State Circuits.
[12] Cheng-Ru Ho,et al. A Digital PLL With Feedforward Multi-Tone Spur Cancellation Scheme Achieving <–73 dBc Fractional Spur and <–110 dBc Reference Spur in 65 nm CMOS , 2016, IEEE Journal of Solid-State Circuits.
[13] Bram Nauta,et al. A 2.2GHz sub-sampling PLL with 0.16psrms jitter and −125dBc/Hz in-band phase noise at 700µW loop-components power , 2010, 2010 Symposium on VLSI Circuits.
[14] Ying Cao,et al. A 7.4-to-14GHz PLL with 54fsrms jitter in 16nm FinFET for integrated RF-data-converter SoCs , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).
[15] Li Lin,et al. 9.6 A 2.7-to-4.3GHz, 0.16psrms-jitter, −246.8dB-FOM, digital fractional-N sampling PLL in 28nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[16] Fa Foster Dai,et al. A 7.7~10.3GHz 5.2mW -247.3dB-FOM Fractional-N Reference Sampling PLL with 2nd Order CDAC Based Fractional Spur Cancellation In 45nm CMOS , 2020, 2020 IEEE Custom Integrated Circuits Conference (CICC).
[17] Roc Berenguer,et al. An 802.11 a/b/g/n digital fractional-N PLL with automatic TDC linearity calibration for spur cancellation , 2016, 2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).
[18] B. Nauta,et al. A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by $N ^{2}$ , 2009, IEEE Journal of Solid-State Circuits.
[19] Masum Hossain,et al. A 28-GHz Quadrature Fractional-N Frequency Synthesizer for 5G Transceivers With Less Than 100-fs Jitter Based on Cascaded PLL Architecture , 2017, IEEE Transactions on Microwave Theory and Techniques.