A method for identifying CMOS circuits with multiple DC operating points through topological criteria