Evaluation environment of PCI peripherals power integrity and the improvement

Two measurement environments are put forth for PCI power integrity. These measurement environments are proposed to analyse the PCI power integrity under a HW/SW-codesign scenario BI coding. The experiment results show that, by applying the proposed environments to the same PCI target, cost is reduced while the measurement quality remains almost the same.

[1]  Jörg Henkel,et al.  Approximate arithmetic coding for bus transition reduction in low power designs , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Yao-Wen Chang,et al.  RLC Coupling-Aware Simulation and On-Chip Bus Encoding for Delay Reduction , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  M. B. Srinivas,et al.  Minimizing simultaneous switching noise (SSN) using modified odd/even bus invert method , 2006, Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06).

[4]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Nihar R. Mahapatra,et al.  Partitioned Hybrid Encoding to Minimize On-Chip Energy Dissipation ofWide Microprocessor Buses , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).