An Optimized Control Technique of Cascaded H-bridge Multilevel Active Front-ends

The paper is devoted to the investigation of a three-phase multilevel H-bridge PWM-Rectifier operating as a first stage of a back-to-back converter in high-power ac drives. First, a predictive control technique is described with reference to a 5-level converter. Starting from properly defined reference values, the algorithm pointed out allows the direct evaluation of the duty-cycles of all the voltage vectors involved in the VSR modulation. By means of the evaluated switching functions, at the end of every sampling interval the line-currents assume values practically equal to the imposed ones. Some unrestrictive hypotheses are introduced in order to efficaciously simplify the analytical expressions. As a second step, in the paper a specially designed modulation technique is shown. In addition to low values of dc-link voltage oscillations and of line-current distortion in steady-state operations together with high values of the power-factor, this modulation technique allows to keep balanced the different capacitor voltages, by properly using the intrinsic redundancy of the converter topology. Numerical results are presented with reference to some significant operative conditions in order to validate the theoretical considerations.

[1]  Bor-Ren Lin,et al.  Analysis and implementation of full-bridge converter with current doubler rectifier , 2005 .

[2]  D. Nakajima,et al.  A three-phase voltage-type PWM rectifier with the function of an active power filter , 2000 .

[3]  Bin Wu,et al.  Control method for cascaded H-bridge multilevel inverter with faulty power cells , 2003, Eighteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2003. APEC '03..

[4]  B.-R. Lin,et al.  Three-phase AC/DC converter with high power factor , 2005 .

[5]  C. Cecati,et al.  Design of H-bridge multilevel active rectifier for traction systems , 2002, Conference Record of the 2002 IEEE Industry Applications Conference. 37th IAS Annual Meeting (Cat. No.02CH37344).

[6]  G. Venkataramanan,et al.  DC bus ripple minimization in cascaded H-bridge multilevel converters under staircase modulation , 2002, Conference Record of the 2002 IEEE Industry Applications Conference. 37th IAS Annual Meeting (Cat. No.02CH37344).