An arbitration tree adapted to object oriented associative memories
暂无分享,去创建一个
[1] G. A. Anderson. Multiple Match Resolvers: A New Design Method , 1974, IEEE Transactions on Computers.
[2] Ieee Standards Board. IEEE Standard hardware Description language : based on the Verilog hardware description language , 1996 .
[3] Donald E. Knuth,et al. The Metafont book , 1989 .
[4] P. Faudemay,et al. An associative accelerator for large databases , 1991, IEEE Micro.
[5] Barry Wilkinson. On Crossbar Switch and Multiple Bus Interconnection Networks with Overlapping Connectivity , 1992, IEEE Trans. Computers.
[6] Hillel Weinstein,et al. Proposals for Ordered Sequential Detection of Simultaneous Multiple Responses , 1963, IEEE Trans. Electron. Comput..
[7] Mateo Valero,et al. Bandwidth of Crossbar and Multiple-Bus Connections for Multiprocessors , 1982, IEEE Transactions on Computers.
[8] Caxton C. Foster,et al. Determination of Priority in Associative Memories , 1968, IEEE Transactions on Computers.
[9] Donald E. Knuth,et al. The TeXbook , 1984 .
[10] T. Ogura,et al. A 20 kbit associative memory LSI for artificial intelligence machines , 1989 .
[11] K. Hirata,et al. A 1.2-million transistor, 33-MHz, 20-b dictionary search processor (DISP) ULSI with a 160-kb CAM , 1990 .
[12] Randal E. Bryant,et al. Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.