Phase Change Memory and its intended applications

Phase Change Memory (PCM) has been one of the emerging memories for more than a decade. Fundamentals of PCM have been studied in great detail, challenges have been identified, and device structures have been proposed and demonstrated. With this large body of knowledge, it is time to examine probable applications for PCM.

[1]  S. Lai,et al.  Current status of the phase change memory and its future , 2003, IEEE International Electron Devices Meeting 2003.

[2]  Byoung Hun Lee,et al.  Nanoscale RRAM-based synaptic electronics: toward a neuromorphic computing device , 2013, Nanotechnology.

[3]  Chung Lam,et al.  Demonstration of CAM and TCAM Using Phase Change Devices , 2011, 2011 3rd IEEE International Memory Workshop (IMW).

[4]  Winfried W. Wilcke,et al.  Storage-class memory: The next storage system technology , 2008, IBM J. Res. Dev..

[5]  Shimeng Yu,et al.  Low-Energy Robust Neuromorphic Computation Using Synaptic Devices , 2012, IEEE Transactions on Electron Devices.

[6]  Chung Lam,et al.  Experimental demonstration of array-level learning with phase change synaptic devices , 2013, 2013 IEEE International Electron Devices Meeting.

[7]  C. Lam,et al.  A phase change memory cell with metallic surfactant layer as a resistance drift stabilizer , 2013, 2013 IEEE International Electron Devices Meeting.

[8]  R. G. Neale,et al.  Non - Volatile and Reprogrammable, The Read Mostly Memory is Here , 1970 .

[9]  G. Servalli,et al.  A 45nm generation Phase Change Memory technology , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[10]  S.W. Nam,et al.  High performance PRAM cell scalable to sub-20nm technology with below 4F2 cell size, extendable to DRAM applications , 2010, 2010 Symposium on VLSI Technology.

[11]  C. Davis,et al.  A 1024-bit nonvolatile 15ns bipolar read-write memory , 1978, 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[12]  H. K. Kang,et al.  PRAM cell technology and characterization in 20nm node size , 2011, 2011 International Electron Devices Meeting.

[13]  Won-Tae Kim,et al.  19.5 Three-dimensional 128Gb MLC vertical NAND Flash-memory with 24-WL stacked layers and 50MB/s high-speed programming , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[14]  Yee Whye Teh,et al.  A Fast Learning Algorithm for Deep Belief Nets , 2006, Neural Computation.

[15]  S. Lai,et al.  OUM - A 180 nm nonvolatile memory cell element technology for stand alone and embedded applications , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[16]  U-In Chung,et al.  Parallel multi-confined (PMC) cell technology for high density MLC PRAM , 2006, 2009 Symposium on VLSI Technology.