Power efficient design of parallel/serial FIR filters in RNS

It is well known that the Residue Number System (RNS) provides an efficient implementation of parallel FIR filters especially when the filter order and the dynamic range are high. The two main drawbacks of RNS, need of converters and coding overhead, make a serialized implementation of the FIR filter potentially disadvantageous with respect to filters implemented in the conventional number systems. In this work, we show a number of solutions which demonstrate that the power efficiency of RNS FIR filters implemented serially is maintained in ASIC technology, while in modern FPGA technology RNS implementations are less efficient.

[1]  Gian Carlo Cardarilli,et al.  Power-delay tradeoffs in residue number system , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[2]  G.C. Cardarilli,et al.  Impact of RNS Coding Overhead on FIR Filters Performance , 2007, 2007 Conference Record of the Forty-First Asilomar Conference on Signals, Systems and Computers.

[3]  Richard I. Tanaka,et al.  Residue arithmetic and its applications to computer technology , 1967 .

[4]  Gian Carlo Cardarilli,et al.  Power characterization of digital filters implemented on FPGA , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[5]  Michael A. Soderstrand,et al.  Residue number system arithmetic: modern applications in digital signal processing , 1986 .

[6]  E. T..  An Introduction to the Theory of Numbers , 1946, Nature.

[7]  D. Radhakrishnan,et al.  Novel approaches to the design of VLSI RNS multipliers , 1992 .

[8]  Gian Carlo Cardarilli,et al.  Tradeoffs between residue number system and traditional FIR filters , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).